mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2025-02-22 14:21:51 +07:00
94221679ee
[ Upstream commit fd90b5b9045274360b12cea0f2ce50f3bcfb25cc ]
There are a few issues with the setup of the Actions Semi Owl S500 SoC's
clock chain involving AHPPREDIV, H and AHB clocks:
* AHBPREDIV clock is defined as a muxer only, although it also acts as
a divider.
* H clock is using a wrong divider register offset
* AHB is defined as a multi-rate factor clock, but it is actually just
a fixed pass clock.
Let's provide the following fixes:
* Change AHBPREDIV clock to an ungated OWL_COMP_DIV definition.
* Use the correct register shift value in the OWL_DIVIDER definition
for H clock
* Drop the unneeded 'ahb_factor_table[]' and change AHB clock to an
ungated OWL_COMP_FIXED_FACTOR definition.
Fixes:
|
||
|---|---|---|
| .. | ||
| Kconfig | ||
| Makefile | ||
| owl-common.c | ||
| owl-common.h | ||
| owl-composite.c | ||
| owl-composite.h | ||
| owl-divider.c | ||
| owl-divider.h | ||
| owl-factor.c | ||
| owl-factor.h | ||
| owl-fixed-factor.h | ||
| owl-gate.c | ||
| owl-gate.h | ||
| owl-mux.c | ||
| owl-mux.h | ||
| owl-pll.c | ||
| owl-pll.h | ||
| owl-reset.c | ||
| owl-reset.h | ||
| owl-s500.c | ||
| owl-s700.c | ||
| owl-s900.c | ||