mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2025-01-25 12:19:30 +07:00
def914a4c3
Another feature of the ADF4371/ADF4372 is that the supply current to the RF8P and RF8N output stage can shut down until the ADF4371 achieves lock as measured by the digital lock detect circuitry. The mute to lock detect bit (MUTE_LD) in REG25 enables this function. Signed-off-by: Stefan Popa <stefan.popa@analog.com> Signed-off-by: Jonathan Cameron <Jonathan.Cameron@huawei.com>
64 lines
1.4 KiB
YAML
64 lines
1.4 KiB
YAML
# SPDX-License-Identifier: GPL-2.0
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/iio/frequency/adf4371.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Analog Devices ADF4371/ADF4372 Wideband Synthesizers
|
|
|
|
maintainers:
|
|
- Popa Stefan <stefan.popa@analog.com>
|
|
|
|
description: |
|
|
Analog Devices ADF4371/ADF4372 SPI Wideband Synthesizers
|
|
https://www.analog.com/media/en/technical-documentation/data-sheets/adf4371.pdf
|
|
https://www.analog.com/media/en/technical-documentation/data-sheets/adf4372.pdf
|
|
|
|
properties:
|
|
compatible:
|
|
enum:
|
|
- adi,adf4371
|
|
- adi,adf4372
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
clocks:
|
|
description:
|
|
Definition of the external clock (see clock/clock-bindings.txt)
|
|
maxItems: 1
|
|
|
|
clock-names:
|
|
description:
|
|
Must be "clkin"
|
|
maxItems: 1
|
|
|
|
adi,mute-till-lock-en:
|
|
type: boolean
|
|
description:
|
|
If this property is present, then the supply current to RF8P and RF8N
|
|
output stage will shut down until the ADF4371/ADF4372 achieves lock as
|
|
measured by the digital lock detect circuitry.
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- clocks
|
|
- clock-names
|
|
|
|
examples:
|
|
- |
|
|
spi0 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
frequency@0 {
|
|
compatible = "adi,adf4371";
|
|
reg = <0>;
|
|
spi-max-frequency = <1000000>;
|
|
clocks = <&adf4371_clkin>;
|
|
clock-names = "clkin";
|
|
};
|
|
};
|
|
...
|