mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-21 09:24:37 +07:00
da001fb651
The Linaro/96boards Secure96 mezzanine contains (among other things) an Atmel SHA204A symmetric crypto processor. This chip implements a number of different functionalities, but one that is highly useful for many different 96boards platforms is the random number generator. So let's implement a driver for the SHA204A, and for the time being, implement support for the random number generator only. Reviewed-by: Linus Walleij <linus.walleij@linaro.org> Signed-off-by: Ard Biesheuvel <ard.biesheuvel@linaro.org> Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
51 lines
2.2 KiB
Makefile
51 lines
2.2 KiB
Makefile
# SPDX-License-Identifier: GPL-2.0
|
|
obj-$(CONFIG_CRYPTO_DEV_ATMEL_AES) += atmel-aes.o
|
|
obj-$(CONFIG_CRYPTO_DEV_ATMEL_SHA) += atmel-sha.o
|
|
obj-$(CONFIG_CRYPTO_DEV_ATMEL_TDES) += atmel-tdes.o
|
|
obj-$(CONFIG_CRYPTO_DEV_ATMEL_I2C) += atmel-i2c.o
|
|
obj-$(CONFIG_CRYPTO_DEV_ATMEL_ECC) += atmel-ecc.o
|
|
obj-$(CONFIG_CRYPTO_DEV_ATMEL_SHA204A) += atmel-sha204a.o
|
|
obj-$(CONFIG_CRYPTO_DEV_CAVIUM_ZIP) += cavium/
|
|
obj-$(CONFIG_CRYPTO_DEV_CCP) += ccp/
|
|
obj-$(CONFIG_CRYPTO_DEV_CCREE) += ccree/
|
|
obj-$(CONFIG_CRYPTO_DEV_CHELSIO) += chelsio/
|
|
obj-$(CONFIG_CRYPTO_DEV_CPT) += cavium/cpt/
|
|
obj-$(CONFIG_CRYPTO_DEV_NITROX) += cavium/nitrox/
|
|
obj-$(CONFIG_CRYPTO_DEV_EXYNOS_RNG) += exynos-rng.o
|
|
obj-$(CONFIG_CRYPTO_DEV_FSL_CAAM_COMMON) += caam/
|
|
obj-$(CONFIG_CRYPTO_DEV_GEODE) += geode-aes.o
|
|
obj-$(CONFIG_CRYPTO_DEV_HIFN_795X) += hifn_795x.o
|
|
obj-$(CONFIG_CRYPTO_DEV_IMGTEC_HASH) += img-hash.o
|
|
obj-$(CONFIG_CRYPTO_DEV_IXP4XX) += ixp4xx_crypto.o
|
|
obj-$(CONFIG_CRYPTO_DEV_MARVELL_CESA) += marvell/
|
|
obj-$(CONFIG_CRYPTO_DEV_MEDIATEK) += mediatek/
|
|
obj-$(CONFIG_CRYPTO_DEV_MXS_DCP) += mxs-dcp.o
|
|
obj-$(CONFIG_CRYPTO_DEV_NIAGARA2) += n2_crypto.o
|
|
n2_crypto-y := n2_core.o n2_asm.o
|
|
obj-$(CONFIG_CRYPTO_DEV_NX) += nx/
|
|
obj-$(CONFIG_CRYPTO_DEV_OMAP) += omap-crypto.o
|
|
obj-$(CONFIG_CRYPTO_DEV_OMAP_AES) += omap-aes-driver.o
|
|
omap-aes-driver-objs := omap-aes.o omap-aes-gcm.o
|
|
obj-$(CONFIG_CRYPTO_DEV_OMAP_DES) += omap-des.o
|
|
obj-$(CONFIG_CRYPTO_DEV_OMAP_SHAM) += omap-sham.o
|
|
obj-$(CONFIG_CRYPTO_DEV_PADLOCK_AES) += padlock-aes.o
|
|
obj-$(CONFIG_CRYPTO_DEV_PADLOCK_SHA) += padlock-sha.o
|
|
obj-$(CONFIG_CRYPTO_DEV_PICOXCELL) += picoxcell_crypto.o
|
|
obj-$(CONFIG_CRYPTO_DEV_PPC4XX) += amcc/
|
|
obj-$(CONFIG_CRYPTO_DEV_QAT) += qat/
|
|
obj-$(CONFIG_CRYPTO_DEV_QCE) += qce/
|
|
obj-$(CONFIG_CRYPTO_DEV_QCOM_RNG) += qcom-rng.o
|
|
obj-$(CONFIG_CRYPTO_DEV_ROCKCHIP) += rockchip/
|
|
obj-$(CONFIG_CRYPTO_DEV_S5P) += s5p-sss.o
|
|
obj-$(CONFIG_CRYPTO_DEV_SAHARA) += sahara.o
|
|
obj-$(CONFIG_ARCH_STM32) += stm32/
|
|
obj-$(CONFIG_CRYPTO_DEV_SUN4I_SS) += sunxi-ss/
|
|
obj-$(CONFIG_CRYPTO_DEV_TALITOS) += talitos.o
|
|
obj-$(CONFIG_CRYPTO_DEV_UX500) += ux500/
|
|
obj-$(CONFIG_CRYPTO_DEV_VIRTIO) += virtio/
|
|
obj-$(CONFIG_CRYPTO_DEV_VMX) += vmx/
|
|
obj-$(CONFIG_CRYPTO_DEV_BCM_SPU) += bcm/
|
|
obj-$(CONFIG_CRYPTO_DEV_SAFEXCEL) += inside-secure/
|
|
obj-$(CONFIG_CRYPTO_DEV_ARTPEC6) += axis/
|
|
obj-y += hisilicon/
|