mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-11-26 05:20:53 +07:00
c2714334b9
This is a branch with updates for Marvell's mvebu/kirkwood platforms. They came in late-ish, and were heavily interdependent such that it didn't make sense to split them up across the cross-platform topic branches. So here they are (for the second release in a row) in a branch on their own. -----BEGIN PGP SIGNATURE----- Version: GnuPG v1.4.11 (GNU/Linux) iQIcBAABAgAGBQJQy5i9AAoJEIwa5zzehBx3ZskP/2wxjbwEaNdnR+7j8595bTaa GYq8qJ4lUCOKmSqp3bQkg/Plm2D88p78BO5qTm2io527gl10HemzCiGaejclujIw sDFZPAE8K0Z8p0gQcBNlRZNuI3J1N6IKRqYH5SIJ2vWmBMfO7nKRR9nmTiDpm5bx IcuKX2u/mhyXWN+F0EcHqcupH1K+mdzyGdIQk80Tyqni+UTN+pd0efLM6WL4SFJM 5fj64dDFpVDA8t+O2Avz8p+lx07vkSy2wIXWt7Ik9BVtsyZQecn+9lpl8FvcrSK/ MgL3QO4kqDpJDs88M7DJURU1/EdsWZc32M63avctaWnGWItQAbOJYBDmZTlng08x ZGrKOgf/I6le7wEpnzdag9ymI/rAL8I0755FkfXxf1R7/X40b+t8/61J/ddOKTDs 1sTVt+eKyyIMWle4V4zENa03goVBApCIEXcmnuFisFNbBY6azV31inJEp/3PvpgE GeMBfxBDkvn+03LkRFcZlhTeDsNTdctD+sfgrNPaQf5bZGIvEz87vgfNTIiaU3GA Vd5aiainVDQgmpoFfRG6391gdFlF2l9d67LoG4ClCjn4WL+UxcTRuzBW/liORpUO E7CwMHtPq6eoGKywiKMFRzY2QRIKZRkxrC2PCJ/1V9mbIGwgaD/3BQ2/czwrnc8q 1gnxWx8E5SKEGcDJXD+6 =7luC -----END PGP SIGNATURE----- Merge tag 'mvebu' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/arm-soc Pull ARM SoC updates for Marvell mvebu/kirkwood from Olof Johansson: "This is a branch with updates for Marvell's mvebu/kirkwood platforms. They came in late-ish, and were heavily interdependent such that it didn't make sense to split them up across the cross-platform topic branches. So here they are (for the second release in a row) in a branch on their own." * tag 'mvebu' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/arm-soc: (88 commits) arm: l2x0: add aurora related properties to OF binding arm: mvebu: add Aurora L2 Cache Controller to the DT arm: mvebu: add L2 cache support dma: mv_xor: fix error handling path dma: mv_xor: fix error checking of irq_of_parse_and_map() dma: mv_xor: use request_irq() instead of devm_request_irq() dma: mv_xor: clear the window override control registers arm: mvebu: fix address decoding armada_cfg_base() function ARM: mvebu: update defconfig with I2C and RTC support ARM: mvebu: Add SATA support for OpenBlocks AX3-4 ARM: mvebu: Add support for the RTC in OpenBlocks AX3-4 ARM: mvebu: Add support for I2C on OpenBlocks AX3-4 ARM: mvebu: Add support for I2C controllers in Armada 370/XP arm: mvebu: Add hardware I/O Coherency support arm: plat-orion: Add coherency attribute when setup mbus target arm: dma mapping: Export a dma ops function arm_dma_set_mask arm: mvebu: Add SMP support for Armada XP arm: mm: Add support for PJ4B cpu and init routines arm: mvebu: Add IPI support via doorbells arm: mvebu: Add initial support for power managmement service unit ...
54 lines
2.1 KiB
Plaintext
54 lines
2.1 KiB
Plaintext
* ARM L2 Cache Controller
|
|
|
|
ARM cores often have a separate level 2 cache controller. There are various
|
|
implementations of the L2 cache controller with compatible programming models.
|
|
The ARM L2 cache representation in the device tree should be done as follows:
|
|
|
|
Required properties:
|
|
|
|
- compatible : should be one of:
|
|
"arm,pl310-cache"
|
|
"arm,l220-cache"
|
|
"arm,l210-cache"
|
|
"marvell,aurora-system-cache": Marvell Controller designed to be
|
|
compatible with the ARM one, with system cache mode (meaning
|
|
maintenance operations on L1 are broadcasted to the L2 and L2
|
|
performs the same operation).
|
|
"marvell,"aurora-outer-cache: Marvell Controller designed to be
|
|
compatible with the ARM one with outer cache mode.
|
|
- cache-unified : Specifies the cache is a unified cache.
|
|
- cache-level : Should be set to 2 for a level 2 cache.
|
|
- reg : Physical base address and size of cache controller's memory mapped
|
|
registers.
|
|
|
|
Optional properties:
|
|
|
|
- arm,data-latency : Cycles of latency for Data RAM accesses. Specifies 3 cells of
|
|
read, write and setup latencies. Minimum valid values are 1. Controllers
|
|
without setup latency control should use a value of 0.
|
|
- arm,tag-latency : Cycles of latency for Tag RAM accesses. Specifies 3 cells of
|
|
read, write and setup latencies. Controllers without setup latency control
|
|
should use 0. Controllers without separate read and write Tag RAM latency
|
|
values should only use the first cell.
|
|
- arm,dirty-latency : Cycles of latency for Dirty RAMs. This is a single cell.
|
|
- arm,filter-ranges : <start length> Starting address and length of window to
|
|
filter. Addresses in the filter window are directed to the M1 port. Other
|
|
addresses will go to the M0 port.
|
|
- interrupts : 1 combined interrupt.
|
|
- cache-id-part: cache id part number to be used if it is not present
|
|
on hardware
|
|
- wt-override: If present then L2 is forced to Write through mode
|
|
|
|
Example:
|
|
|
|
L2: cache-controller {
|
|
compatible = "arm,pl310-cache";
|
|
reg = <0xfff12000 0x1000>;
|
|
arm,data-latency = <1 1 1>;
|
|
arm,tag-latency = <2 2 2>;
|
|
arm,filter-ranges = <0x80000000 0x8000000>;
|
|
cache-unified;
|
|
cache-level = <2>;
|
|
interrupts = <45>;
|
|
};
|