linux_dsm_epyc7002/drivers/gpu/drm/amd
shaoyunl ad97d9de45 drm/amdgpu: Add delay after enable RLC ucode
Driver shouldn't try to access any GFX registers until RLC is idle.
During the test, it took 12 seconds for RLC to clear the BUSY bit
in RLC_GPM_STAT register which is un-acceptable for driver.
As per RLC engineer, it would take RLC Ucode less than 10,000 GFXCLK
cycles to finish its critical section. In a lowest 300M enginer clock
setting(default from vbios), 50 us delay is enough.

This commit fix the hang when RLC introduce the work around for XGMI
which requires more cycles to setup more registers than normal

Signed-off-by: shaoyunl <shaoyun.liu@amd.com>
Acked-by: Felix Kuehling <Felix.Kuehling@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
2018-11-28 14:52:44 -05:00
..
acp drm/amdgpu: Remove wrapper layer of cgs irq handling 2018-03-21 14:36:58 -05:00
amdgpu drm/amdgpu: Add delay after enable RLC ucode 2018-11-28 14:52:44 -05:00
amdkfd drm/amdkfd: Remove set but not used variable 'preempt_all_queues' 2018-10-10 14:49:42 -05:00
display drm/amd/dm: Understand why attaching path/tile properties are needed 2018-11-21 15:52:32 -05:00
include drm/amdgpu: add DC feature mask module parameter 2018-11-06 16:45:23 -05:00
lib drm/amdgpu: add license to Makefiles 2017-12-07 11:51:10 -05:00
powerplay drm/amd/pp: handle negative values when reading OD 2018-11-19 16:07:58 -05:00