mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-23 01:32:46 +07:00
ca5a1b9ba0
- Accurate frontbuffer tracking and frontbuffer rendering invalidate, flush and flip events. This is prep work for proper PSR support and should also be useful for DRRS&fbc. - Runtime suspend hardware on system suspend to support the new SOix sleep states, from Jesse. - PSR updates for broadwell (Rodrigo) - Universal plane support for cursors (Matt Roper), including core drm patches. - Prefault gtt mappings (Chris) - baytrail write-enable pte bit support (Akash Goel) - mmio based flips (Sourab Gupta) instead of blitter ring flips - interrupt handling race fixes (Oscar Mateo) And old, not yet merged features from the previous round: - rps/turbo support for chv (Deepak) - some other straggling chv patches (Ville) - proper universal plane conversion for the primary plane (Matt Roper) - ppgtt on vlv from Jesse - pile of cleanups, little fixes for insane corner cases and improved debug support all over * tag 'drm-intel-next-2014-06-20' of git://anongit.freedesktop.org/drm-intel: (99 commits) drm/i915: Update DRIVER_DATE to 20140620 drivers/i915: Fix unnoticed failure of init_ring_common() drm/i915: Track frontbuffer invalidation/flushing drm/i915: Use new frontbuffer bits to increase pll clock drm/i915: don't take runtime PM reference around freeze/thaw drm/i915: use runtime irq suspend/resume in freeze/thaw drm/i915: Properly track domain of the fbcon fb drm/i915: Print obj->frontbuffer_bits in debugfs output drm/i915: Introduce accurate frontbuffer tracking drm/i915: Drop schedule_back from psr_exit drm/i915: Ditch intel_edp_psr_update drm/i915: Drop unecessary complexity from psr_inactivate drm/i915: Remove ctx->last_ring drm/i915/chv: Ack interrupts before handling them (CHV) drm/i915/bdw: Ack interrupts before handling them (GEN8) drm/i915/vlv: Ack interrupts before handling them (VLV) drm/i915: Ack interrupts before handling them (GEN5 - GEN7) drm/i915: Don't BUG_ON in i915_gem_obj_offset drm/i915: Grab dev->struct_mutex in i915_gem_pageflip_info drm/i915: Add some L3 registers to the parser whitelist ... Conflicts: drivers/gpu/drm/i915/i915_drv.c
577 lines
16 KiB
C
577 lines
16 KiB
C
/*
|
|
* Copyright 2006 Dave Airlie <airlied@linux.ie>
|
|
* Copyright © 2006-2007 Intel Corporation
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice (including the next
|
|
* paragraph) shall be included in all copies or substantial portions of the
|
|
* Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*
|
|
* Authors:
|
|
* Eric Anholt <eric@anholt.net>
|
|
*/
|
|
#include <linux/i2c.h>
|
|
#include <linux/slab.h>
|
|
#include <drm/drmP.h>
|
|
#include <drm/drm_crtc.h>
|
|
#include "intel_drv.h"
|
|
#include <drm/i915_drm.h>
|
|
#include "i915_drv.h"
|
|
#include "dvo.h"
|
|
|
|
#define SIL164_ADDR 0x38
|
|
#define CH7xxx_ADDR 0x76
|
|
#define TFP410_ADDR 0x38
|
|
#define NS2501_ADDR 0x38
|
|
|
|
static const struct intel_dvo_device intel_dvo_devices[] = {
|
|
{
|
|
.type = INTEL_DVO_CHIP_TMDS,
|
|
.name = "sil164",
|
|
.dvo_reg = DVOC,
|
|
.slave_addr = SIL164_ADDR,
|
|
.dev_ops = &sil164_ops,
|
|
},
|
|
{
|
|
.type = INTEL_DVO_CHIP_TMDS,
|
|
.name = "ch7xxx",
|
|
.dvo_reg = DVOC,
|
|
.slave_addr = CH7xxx_ADDR,
|
|
.dev_ops = &ch7xxx_ops,
|
|
},
|
|
{
|
|
.type = INTEL_DVO_CHIP_TMDS,
|
|
.name = "ch7xxx",
|
|
.dvo_reg = DVOC,
|
|
.slave_addr = 0x75, /* For some ch7010 */
|
|
.dev_ops = &ch7xxx_ops,
|
|
},
|
|
{
|
|
.type = INTEL_DVO_CHIP_LVDS,
|
|
.name = "ivch",
|
|
.dvo_reg = DVOA,
|
|
.slave_addr = 0x02, /* Might also be 0x44, 0x84, 0xc4 */
|
|
.dev_ops = &ivch_ops,
|
|
},
|
|
{
|
|
.type = INTEL_DVO_CHIP_TMDS,
|
|
.name = "tfp410",
|
|
.dvo_reg = DVOC,
|
|
.slave_addr = TFP410_ADDR,
|
|
.dev_ops = &tfp410_ops,
|
|
},
|
|
{
|
|
.type = INTEL_DVO_CHIP_LVDS,
|
|
.name = "ch7017",
|
|
.dvo_reg = DVOC,
|
|
.slave_addr = 0x75,
|
|
.gpio = GMBUS_PORT_DPB,
|
|
.dev_ops = &ch7017_ops,
|
|
},
|
|
{
|
|
.type = INTEL_DVO_CHIP_TMDS,
|
|
.name = "ns2501",
|
|
.dvo_reg = DVOC,
|
|
.slave_addr = NS2501_ADDR,
|
|
.dev_ops = &ns2501_ops,
|
|
}
|
|
};
|
|
|
|
struct intel_dvo {
|
|
struct intel_encoder base;
|
|
|
|
struct intel_dvo_device dev;
|
|
|
|
struct drm_display_mode *panel_fixed_mode;
|
|
bool panel_wants_dither;
|
|
};
|
|
|
|
static struct intel_dvo *enc_to_dvo(struct intel_encoder *encoder)
|
|
{
|
|
return container_of(encoder, struct intel_dvo, base);
|
|
}
|
|
|
|
static struct intel_dvo *intel_attached_dvo(struct drm_connector *connector)
|
|
{
|
|
return enc_to_dvo(intel_attached_encoder(connector));
|
|
}
|
|
|
|
static bool intel_dvo_connector_get_hw_state(struct intel_connector *connector)
|
|
{
|
|
struct drm_device *dev = connector->base.dev;
|
|
struct drm_i915_private *dev_priv = dev->dev_private;
|
|
struct intel_dvo *intel_dvo = intel_attached_dvo(&connector->base);
|
|
u32 tmp;
|
|
|
|
tmp = I915_READ(intel_dvo->dev.dvo_reg);
|
|
|
|
if (!(tmp & DVO_ENABLE))
|
|
return false;
|
|
|
|
return intel_dvo->dev.dev_ops->get_hw_state(&intel_dvo->dev);
|
|
}
|
|
|
|
static bool intel_dvo_get_hw_state(struct intel_encoder *encoder,
|
|
enum pipe *pipe)
|
|
{
|
|
struct drm_device *dev = encoder->base.dev;
|
|
struct drm_i915_private *dev_priv = dev->dev_private;
|
|
struct intel_dvo *intel_dvo = enc_to_dvo(encoder);
|
|
u32 tmp;
|
|
|
|
tmp = I915_READ(intel_dvo->dev.dvo_reg);
|
|
|
|
if (!(tmp & DVO_ENABLE))
|
|
return false;
|
|
|
|
*pipe = PORT_TO_PIPE(tmp);
|
|
|
|
return true;
|
|
}
|
|
|
|
static void intel_dvo_get_config(struct intel_encoder *encoder,
|
|
struct intel_crtc_config *pipe_config)
|
|
{
|
|
struct drm_i915_private *dev_priv = encoder->base.dev->dev_private;
|
|
struct intel_dvo *intel_dvo = enc_to_dvo(encoder);
|
|
u32 tmp, flags = 0;
|
|
|
|
tmp = I915_READ(intel_dvo->dev.dvo_reg);
|
|
if (tmp & DVO_HSYNC_ACTIVE_HIGH)
|
|
flags |= DRM_MODE_FLAG_PHSYNC;
|
|
else
|
|
flags |= DRM_MODE_FLAG_NHSYNC;
|
|
if (tmp & DVO_VSYNC_ACTIVE_HIGH)
|
|
flags |= DRM_MODE_FLAG_PVSYNC;
|
|
else
|
|
flags |= DRM_MODE_FLAG_NVSYNC;
|
|
|
|
pipe_config->adjusted_mode.flags |= flags;
|
|
|
|
pipe_config->adjusted_mode.crtc_clock = pipe_config->port_clock;
|
|
}
|
|
|
|
static void intel_disable_dvo(struct intel_encoder *encoder)
|
|
{
|
|
struct drm_i915_private *dev_priv = encoder->base.dev->dev_private;
|
|
struct intel_dvo *intel_dvo = enc_to_dvo(encoder);
|
|
u32 dvo_reg = intel_dvo->dev.dvo_reg;
|
|
u32 temp = I915_READ(dvo_reg);
|
|
|
|
intel_dvo->dev.dev_ops->dpms(&intel_dvo->dev, false);
|
|
I915_WRITE(dvo_reg, temp & ~DVO_ENABLE);
|
|
I915_READ(dvo_reg);
|
|
}
|
|
|
|
static void intel_enable_dvo(struct intel_encoder *encoder)
|
|
{
|
|
struct drm_i915_private *dev_priv = encoder->base.dev->dev_private;
|
|
struct intel_dvo *intel_dvo = enc_to_dvo(encoder);
|
|
struct intel_crtc *crtc = to_intel_crtc(encoder->base.crtc);
|
|
u32 dvo_reg = intel_dvo->dev.dvo_reg;
|
|
u32 temp = I915_READ(dvo_reg);
|
|
|
|
I915_WRITE(dvo_reg, temp | DVO_ENABLE);
|
|
I915_READ(dvo_reg);
|
|
intel_dvo->dev.dev_ops->mode_set(&intel_dvo->dev,
|
|
&crtc->config.requested_mode,
|
|
&crtc->config.adjusted_mode);
|
|
|
|
intel_dvo->dev.dev_ops->dpms(&intel_dvo->dev, true);
|
|
}
|
|
|
|
/* Special dpms function to support cloning between dvo/sdvo/crt. */
|
|
static void intel_dvo_dpms(struct drm_connector *connector, int mode)
|
|
{
|
|
struct intel_dvo *intel_dvo = intel_attached_dvo(connector);
|
|
struct drm_crtc *crtc;
|
|
struct intel_crtc_config *config;
|
|
|
|
/* dvo supports only 2 dpms states. */
|
|
if (mode != DRM_MODE_DPMS_ON)
|
|
mode = DRM_MODE_DPMS_OFF;
|
|
|
|
if (mode == connector->dpms)
|
|
return;
|
|
|
|
connector->dpms = mode;
|
|
|
|
/* Only need to change hw state when actually enabled */
|
|
crtc = intel_dvo->base.base.crtc;
|
|
if (!crtc) {
|
|
intel_dvo->base.connectors_active = false;
|
|
return;
|
|
}
|
|
|
|
/* We call connector dpms manually below in case pipe dpms doesn't
|
|
* change due to cloning. */
|
|
if (mode == DRM_MODE_DPMS_ON) {
|
|
config = &to_intel_crtc(crtc)->config;
|
|
|
|
intel_dvo->base.connectors_active = true;
|
|
|
|
intel_crtc_update_dpms(crtc);
|
|
|
|
intel_dvo->dev.dev_ops->mode_set(&intel_dvo->dev,
|
|
&config->requested_mode,
|
|
&config->adjusted_mode);
|
|
|
|
intel_dvo->dev.dev_ops->dpms(&intel_dvo->dev, true);
|
|
} else {
|
|
intel_dvo->dev.dev_ops->dpms(&intel_dvo->dev, false);
|
|
|
|
intel_dvo->base.connectors_active = false;
|
|
|
|
intel_crtc_update_dpms(crtc);
|
|
}
|
|
|
|
intel_modeset_check_state(connector->dev);
|
|
}
|
|
|
|
static enum drm_mode_status
|
|
intel_dvo_mode_valid(struct drm_connector *connector,
|
|
struct drm_display_mode *mode)
|
|
{
|
|
struct intel_dvo *intel_dvo = intel_attached_dvo(connector);
|
|
|
|
if (mode->flags & DRM_MODE_FLAG_DBLSCAN)
|
|
return MODE_NO_DBLESCAN;
|
|
|
|
/* XXX: Validate clock range */
|
|
|
|
if (intel_dvo->panel_fixed_mode) {
|
|
if (mode->hdisplay > intel_dvo->panel_fixed_mode->hdisplay)
|
|
return MODE_PANEL;
|
|
if (mode->vdisplay > intel_dvo->panel_fixed_mode->vdisplay)
|
|
return MODE_PANEL;
|
|
}
|
|
|
|
return intel_dvo->dev.dev_ops->mode_valid(&intel_dvo->dev, mode);
|
|
}
|
|
|
|
static bool intel_dvo_compute_config(struct intel_encoder *encoder,
|
|
struct intel_crtc_config *pipe_config)
|
|
{
|
|
struct intel_dvo *intel_dvo = enc_to_dvo(encoder);
|
|
struct drm_display_mode *adjusted_mode = &pipe_config->adjusted_mode;
|
|
|
|
/* If we have timings from the BIOS for the panel, put them in
|
|
* to the adjusted mode. The CRTC will be set up for this mode,
|
|
* with the panel scaling set up to source from the H/VDisplay
|
|
* of the original mode.
|
|
*/
|
|
if (intel_dvo->panel_fixed_mode != NULL) {
|
|
#define C(x) adjusted_mode->x = intel_dvo->panel_fixed_mode->x
|
|
C(hdisplay);
|
|
C(hsync_start);
|
|
C(hsync_end);
|
|
C(htotal);
|
|
C(vdisplay);
|
|
C(vsync_start);
|
|
C(vsync_end);
|
|
C(vtotal);
|
|
C(clock);
|
|
#undef C
|
|
|
|
drm_mode_set_crtcinfo(adjusted_mode, 0);
|
|
}
|
|
|
|
return true;
|
|
}
|
|
|
|
static void intel_dvo_pre_enable(struct intel_encoder *encoder)
|
|
{
|
|
struct drm_device *dev = encoder->base.dev;
|
|
struct drm_i915_private *dev_priv = dev->dev_private;
|
|
struct intel_crtc *crtc = to_intel_crtc(encoder->base.crtc);
|
|
struct drm_display_mode *adjusted_mode = &crtc->config.adjusted_mode;
|
|
struct intel_dvo *intel_dvo = enc_to_dvo(encoder);
|
|
int pipe = crtc->pipe;
|
|
u32 dvo_val;
|
|
u32 dvo_reg = intel_dvo->dev.dvo_reg, dvo_srcdim_reg;
|
|
|
|
switch (dvo_reg) {
|
|
case DVOA:
|
|
default:
|
|
dvo_srcdim_reg = DVOA_SRCDIM;
|
|
break;
|
|
case DVOB:
|
|
dvo_srcdim_reg = DVOB_SRCDIM;
|
|
break;
|
|
case DVOC:
|
|
dvo_srcdim_reg = DVOC_SRCDIM;
|
|
break;
|
|
}
|
|
|
|
/* Save the data order, since I don't know what it should be set to. */
|
|
dvo_val = I915_READ(dvo_reg) &
|
|
(DVO_PRESERVE_MASK | DVO_DATA_ORDER_GBRG);
|
|
dvo_val |= DVO_DATA_ORDER_FP | DVO_BORDER_ENABLE |
|
|
DVO_BLANK_ACTIVE_HIGH;
|
|
|
|
if (pipe == 1)
|
|
dvo_val |= DVO_PIPE_B_SELECT;
|
|
dvo_val |= DVO_PIPE_STALL;
|
|
if (adjusted_mode->flags & DRM_MODE_FLAG_PHSYNC)
|
|
dvo_val |= DVO_HSYNC_ACTIVE_HIGH;
|
|
if (adjusted_mode->flags & DRM_MODE_FLAG_PVSYNC)
|
|
dvo_val |= DVO_VSYNC_ACTIVE_HIGH;
|
|
|
|
/*I915_WRITE(DVOB_SRCDIM,
|
|
(adjusted_mode->hdisplay << DVO_SRCDIM_HORIZONTAL_SHIFT) |
|
|
(adjusted_mode->VDisplay << DVO_SRCDIM_VERTICAL_SHIFT));*/
|
|
I915_WRITE(dvo_srcdim_reg,
|
|
(adjusted_mode->hdisplay << DVO_SRCDIM_HORIZONTAL_SHIFT) |
|
|
(adjusted_mode->vdisplay << DVO_SRCDIM_VERTICAL_SHIFT));
|
|
/*I915_WRITE(DVOB, dvo_val);*/
|
|
I915_WRITE(dvo_reg, dvo_val);
|
|
}
|
|
|
|
/**
|
|
* Detect the output connection on our DVO device.
|
|
*
|
|
* Unimplemented.
|
|
*/
|
|
static enum drm_connector_status
|
|
intel_dvo_detect(struct drm_connector *connector, bool force)
|
|
{
|
|
struct intel_dvo *intel_dvo = intel_attached_dvo(connector);
|
|
DRM_DEBUG_KMS("[CONNECTOR:%d:%s]\n",
|
|
connector->base.id, connector->name);
|
|
return intel_dvo->dev.dev_ops->detect(&intel_dvo->dev);
|
|
}
|
|
|
|
static int intel_dvo_get_modes(struct drm_connector *connector)
|
|
{
|
|
struct intel_dvo *intel_dvo = intel_attached_dvo(connector);
|
|
struct drm_i915_private *dev_priv = connector->dev->dev_private;
|
|
|
|
/* We should probably have an i2c driver get_modes function for those
|
|
* devices which will have a fixed set of modes determined by the chip
|
|
* (TV-out, for example), but for now with just TMDS and LVDS,
|
|
* that's not the case.
|
|
*/
|
|
intel_ddc_get_modes(connector,
|
|
intel_gmbus_get_adapter(dev_priv, GMBUS_PORT_DPC));
|
|
if (!list_empty(&connector->probed_modes))
|
|
return 1;
|
|
|
|
if (intel_dvo->panel_fixed_mode != NULL) {
|
|
struct drm_display_mode *mode;
|
|
mode = drm_mode_duplicate(connector->dev, intel_dvo->panel_fixed_mode);
|
|
if (mode) {
|
|
drm_mode_probed_add(connector, mode);
|
|
return 1;
|
|
}
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static void intel_dvo_destroy(struct drm_connector *connector)
|
|
{
|
|
drm_connector_cleanup(connector);
|
|
kfree(connector);
|
|
}
|
|
|
|
static const struct drm_connector_funcs intel_dvo_connector_funcs = {
|
|
.dpms = intel_dvo_dpms,
|
|
.detect = intel_dvo_detect,
|
|
.destroy = intel_dvo_destroy,
|
|
.fill_modes = drm_helper_probe_single_connector_modes,
|
|
};
|
|
|
|
static const struct drm_connector_helper_funcs intel_dvo_connector_helper_funcs = {
|
|
.mode_valid = intel_dvo_mode_valid,
|
|
.get_modes = intel_dvo_get_modes,
|
|
.best_encoder = intel_best_encoder,
|
|
};
|
|
|
|
static void intel_dvo_enc_destroy(struct drm_encoder *encoder)
|
|
{
|
|
struct intel_dvo *intel_dvo = enc_to_dvo(to_intel_encoder(encoder));
|
|
|
|
if (intel_dvo->dev.dev_ops->destroy)
|
|
intel_dvo->dev.dev_ops->destroy(&intel_dvo->dev);
|
|
|
|
kfree(intel_dvo->panel_fixed_mode);
|
|
|
|
intel_encoder_destroy(encoder);
|
|
}
|
|
|
|
static const struct drm_encoder_funcs intel_dvo_enc_funcs = {
|
|
.destroy = intel_dvo_enc_destroy,
|
|
};
|
|
|
|
/**
|
|
* Attempts to get a fixed panel timing for LVDS (currently only the i830).
|
|
*
|
|
* Other chips with DVO LVDS will need to extend this to deal with the LVDS
|
|
* chip being on DVOB/C and having multiple pipes.
|
|
*/
|
|
static struct drm_display_mode *
|
|
intel_dvo_get_current_mode(struct drm_connector *connector)
|
|
{
|
|
struct drm_device *dev = connector->dev;
|
|
struct drm_i915_private *dev_priv = dev->dev_private;
|
|
struct intel_dvo *intel_dvo = intel_attached_dvo(connector);
|
|
uint32_t dvo_val = I915_READ(intel_dvo->dev.dvo_reg);
|
|
struct drm_display_mode *mode = NULL;
|
|
|
|
/* If the DVO port is active, that'll be the LVDS, so we can pull out
|
|
* its timings to get how the BIOS set up the panel.
|
|
*/
|
|
if (dvo_val & DVO_ENABLE) {
|
|
struct drm_crtc *crtc;
|
|
int pipe = (dvo_val & DVO_PIPE_B_SELECT) ? 1 : 0;
|
|
|
|
crtc = intel_get_crtc_for_pipe(dev, pipe);
|
|
if (crtc) {
|
|
mode = intel_crtc_mode_get(dev, crtc);
|
|
if (mode) {
|
|
mode->type |= DRM_MODE_TYPE_PREFERRED;
|
|
if (dvo_val & DVO_HSYNC_ACTIVE_HIGH)
|
|
mode->flags |= DRM_MODE_FLAG_PHSYNC;
|
|
if (dvo_val & DVO_VSYNC_ACTIVE_HIGH)
|
|
mode->flags |= DRM_MODE_FLAG_PVSYNC;
|
|
}
|
|
}
|
|
}
|
|
|
|
return mode;
|
|
}
|
|
|
|
void intel_dvo_init(struct drm_device *dev)
|
|
{
|
|
struct drm_i915_private *dev_priv = dev->dev_private;
|
|
struct intel_encoder *intel_encoder;
|
|
struct intel_dvo *intel_dvo;
|
|
struct intel_connector *intel_connector;
|
|
int i;
|
|
int encoder_type = DRM_MODE_ENCODER_NONE;
|
|
|
|
intel_dvo = kzalloc(sizeof(*intel_dvo), GFP_KERNEL);
|
|
if (!intel_dvo)
|
|
return;
|
|
|
|
intel_connector = kzalloc(sizeof(*intel_connector), GFP_KERNEL);
|
|
if (!intel_connector) {
|
|
kfree(intel_dvo);
|
|
return;
|
|
}
|
|
|
|
intel_encoder = &intel_dvo->base;
|
|
drm_encoder_init(dev, &intel_encoder->base,
|
|
&intel_dvo_enc_funcs, encoder_type);
|
|
|
|
intel_encoder->disable = intel_disable_dvo;
|
|
intel_encoder->enable = intel_enable_dvo;
|
|
intel_encoder->get_hw_state = intel_dvo_get_hw_state;
|
|
intel_encoder->get_config = intel_dvo_get_config;
|
|
intel_encoder->compute_config = intel_dvo_compute_config;
|
|
intel_encoder->pre_enable = intel_dvo_pre_enable;
|
|
intel_connector->get_hw_state = intel_dvo_connector_get_hw_state;
|
|
intel_connector->unregister = intel_connector_unregister;
|
|
|
|
/* Now, try to find a controller */
|
|
for (i = 0; i < ARRAY_SIZE(intel_dvo_devices); i++) {
|
|
struct drm_connector *connector = &intel_connector->base;
|
|
const struct intel_dvo_device *dvo = &intel_dvo_devices[i];
|
|
struct i2c_adapter *i2c;
|
|
int gpio;
|
|
bool dvoinit;
|
|
|
|
/* Allow the I2C driver info to specify the GPIO to be used in
|
|
* special cases, but otherwise default to what's defined
|
|
* in the spec.
|
|
*/
|
|
if (intel_gmbus_is_port_valid(dvo->gpio))
|
|
gpio = dvo->gpio;
|
|
else if (dvo->type == INTEL_DVO_CHIP_LVDS)
|
|
gpio = GMBUS_PORT_SSC;
|
|
else
|
|
gpio = GMBUS_PORT_DPB;
|
|
|
|
/* Set up the I2C bus necessary for the chip we're probing.
|
|
* It appears that everything is on GPIOE except for panels
|
|
* on i830 laptops, which are on GPIOB (DVOA).
|
|
*/
|
|
i2c = intel_gmbus_get_adapter(dev_priv, gpio);
|
|
|
|
intel_dvo->dev = *dvo;
|
|
|
|
/* GMBUS NAK handling seems to be unstable, hence let the
|
|
* transmitter detection run in bit banging mode for now.
|
|
*/
|
|
intel_gmbus_force_bit(i2c, true);
|
|
|
|
dvoinit = dvo->dev_ops->init(&intel_dvo->dev, i2c);
|
|
|
|
intel_gmbus_force_bit(i2c, false);
|
|
|
|
if (!dvoinit)
|
|
continue;
|
|
|
|
intel_encoder->type = INTEL_OUTPUT_DVO;
|
|
intel_encoder->crtc_mask = (1 << 0) | (1 << 1);
|
|
switch (dvo->type) {
|
|
case INTEL_DVO_CHIP_TMDS:
|
|
intel_encoder->cloneable = (1 << INTEL_OUTPUT_ANALOG) |
|
|
(1 << INTEL_OUTPUT_DVO);
|
|
drm_connector_init(dev, connector,
|
|
&intel_dvo_connector_funcs,
|
|
DRM_MODE_CONNECTOR_DVII);
|
|
encoder_type = DRM_MODE_ENCODER_TMDS;
|
|
break;
|
|
case INTEL_DVO_CHIP_LVDS:
|
|
intel_encoder->cloneable = 0;
|
|
drm_connector_init(dev, connector,
|
|
&intel_dvo_connector_funcs,
|
|
DRM_MODE_CONNECTOR_LVDS);
|
|
encoder_type = DRM_MODE_ENCODER_LVDS;
|
|
break;
|
|
}
|
|
|
|
drm_connector_helper_add(connector,
|
|
&intel_dvo_connector_helper_funcs);
|
|
connector->display_info.subpixel_order = SubPixelHorizontalRGB;
|
|
connector->interlace_allowed = false;
|
|
connector->doublescan_allowed = false;
|
|
|
|
intel_connector_attach_encoder(intel_connector, intel_encoder);
|
|
if (dvo->type == INTEL_DVO_CHIP_LVDS) {
|
|
/* For our LVDS chipsets, we should hopefully be able
|
|
* to dig the fixed panel mode out of the BIOS data.
|
|
* However, it's in a different format from the BIOS
|
|
* data on chipsets with integrated LVDS (stored in AIM
|
|
* headers, likely), so for now, just get the current
|
|
* mode being output through DVO.
|
|
*/
|
|
intel_dvo->panel_fixed_mode =
|
|
intel_dvo_get_current_mode(connector);
|
|
intel_dvo->panel_wants_dither = true;
|
|
}
|
|
|
|
drm_connector_register(connector);
|
|
return;
|
|
}
|
|
|
|
drm_encoder_cleanup(&intel_encoder->base);
|
|
kfree(intel_dvo);
|
|
kfree(intel_connector);
|
|
}
|