mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-11-26 03:30:54 +07:00
4ca06de368
Signed-off-by: Daniel Walker <dwalker@codeaurora.org> Signed-off-by: Jeff Ohlstein <johlstei@codeaurora.org> Signed-off-by: Daniel Walker <dwalker@codeaurora.org>
178 lines
5.8 KiB
C
178 lines
5.8 KiB
C
/* linux/include/asm-arm/arch-msm/dma.h
|
|
*
|
|
* Copyright (C) 2007 Google, Inc.
|
|
*
|
|
* This software is licensed under the terms of the GNU General Public
|
|
* License version 2, as published by the Free Software Foundation, and
|
|
* may be copied, distributed, and modified under those terms.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
*/
|
|
|
|
#ifndef __ASM_ARCH_MSM_DMA_H
|
|
|
|
#include <linux/list.h>
|
|
#include <mach/msm_iomap.h>
|
|
|
|
struct msm_dmov_errdata {
|
|
uint32_t flush[6];
|
|
};
|
|
|
|
struct msm_dmov_cmd {
|
|
struct list_head list;
|
|
unsigned int cmdptr;
|
|
void (*complete_func)(struct msm_dmov_cmd *cmd,
|
|
unsigned int result,
|
|
struct msm_dmov_errdata *err);
|
|
void (*execute_func)(struct msm_dmov_cmd *cmd);
|
|
void *data;
|
|
};
|
|
|
|
#ifndef CONFIG_ARCH_MSM8X60
|
|
void msm_dmov_enqueue_cmd(unsigned id, struct msm_dmov_cmd *cmd);
|
|
void msm_dmov_stop_cmd(unsigned id, struct msm_dmov_cmd *cmd, int graceful);
|
|
int msm_dmov_exec_cmd(unsigned id, unsigned int cmdptr);
|
|
#else
|
|
static inline
|
|
void msm_dmov_enqueue_cmd(unsigned id, struct msm_dmov_cmd *cmd) { }
|
|
static inline
|
|
void msm_dmov_stop_cmd(unsigned id, struct msm_dmov_cmd *cmd, int graceful) { }
|
|
static inline
|
|
int msm_dmov_exec_cmd(unsigned id, unsigned int cmdptr) { return -EIO; }
|
|
#endif
|
|
|
|
|
|
#define DMOV_SD0(off, ch) (MSM_DMOV_BASE + 0x0000 + (off) + ((ch) << 2))
|
|
#define DMOV_SD1(off, ch) (MSM_DMOV_BASE + 0x0400 + (off) + ((ch) << 2))
|
|
#define DMOV_SD2(off, ch) (MSM_DMOV_BASE + 0x0800 + (off) + ((ch) << 2))
|
|
#define DMOV_SD3(off, ch) (MSM_DMOV_BASE + 0x0C00 + (off) + ((ch) << 2))
|
|
|
|
#if defined(CONFIG_ARCH_MSM7X30)
|
|
#define DMOV_SD_AARM DMOV_SD2
|
|
#else
|
|
#define DMOV_SD_AARM DMOV_SD3
|
|
#endif
|
|
|
|
#define DMOV_CMD_PTR(ch) DMOV_SD_AARM(0x000, ch)
|
|
#define DMOV_CMD_LIST (0 << 29) /* does not work */
|
|
#define DMOV_CMD_PTR_LIST (1 << 29) /* works */
|
|
#define DMOV_CMD_INPUT_CFG (2 << 29) /* untested */
|
|
#define DMOV_CMD_OUTPUT_CFG (3 << 29) /* untested */
|
|
#define DMOV_CMD_ADDR(addr) ((addr) >> 3)
|
|
|
|
#define DMOV_RSLT(ch) DMOV_SD_AARM(0x040, ch)
|
|
#define DMOV_RSLT_VALID (1 << 31) /* 0 == host has empties result fifo */
|
|
#define DMOV_RSLT_ERROR (1 << 3)
|
|
#define DMOV_RSLT_FLUSH (1 << 2)
|
|
#define DMOV_RSLT_DONE (1 << 1) /* top pointer done */
|
|
#define DMOV_RSLT_USER (1 << 0) /* command with FR force result */
|
|
|
|
#define DMOV_FLUSH0(ch) DMOV_SD_AARM(0x080, ch)
|
|
#define DMOV_FLUSH1(ch) DMOV_SD_AARM(0x0C0, ch)
|
|
#define DMOV_FLUSH2(ch) DMOV_SD_AARM(0x100, ch)
|
|
#define DMOV_FLUSH3(ch) DMOV_SD_AARM(0x140, ch)
|
|
#define DMOV_FLUSH4(ch) DMOV_SD_AARM(0x180, ch)
|
|
#define DMOV_FLUSH5(ch) DMOV_SD_AARM(0x1C0, ch)
|
|
|
|
#define DMOV_STATUS(ch) DMOV_SD_AARM(0x200, ch)
|
|
#define DMOV_STATUS_RSLT_COUNT(n) (((n) >> 29))
|
|
#define DMOV_STATUS_CMD_COUNT(n) (((n) >> 27) & 3)
|
|
#define DMOV_STATUS_RSLT_VALID (1 << 1)
|
|
#define DMOV_STATUS_CMD_PTR_RDY (1 << 0)
|
|
|
|
#define DMOV_ISR DMOV_SD_AARM(0x380, 0)
|
|
|
|
#define DMOV_CONFIG(ch) DMOV_SD_AARM(0x300, ch)
|
|
#define DMOV_CONFIG_FORCE_TOP_PTR_RSLT (1 << 2)
|
|
#define DMOV_CONFIG_FORCE_FLUSH_RSLT (1 << 1)
|
|
#define DMOV_CONFIG_IRQ_EN (1 << 0)
|
|
|
|
/* channel assignments */
|
|
|
|
#define DMOV_NAND_CHAN 7
|
|
#define DMOV_NAND_CRCI_CMD 5
|
|
#define DMOV_NAND_CRCI_DATA 4
|
|
|
|
#define DMOV_SDC1_CHAN 8
|
|
#define DMOV_SDC1_CRCI 6
|
|
|
|
#define DMOV_SDC2_CHAN 8
|
|
#define DMOV_SDC2_CRCI 7
|
|
|
|
#define DMOV_TSIF_CHAN 10
|
|
#define DMOV_TSIF_CRCI 10
|
|
|
|
#define DMOV_USB_CHAN 11
|
|
|
|
/* no client rate control ifc (eg, ram) */
|
|
#define DMOV_NONE_CRCI 0
|
|
|
|
|
|
/* If the CMD_PTR register has CMD_PTR_LIST selected, the data mover
|
|
* is going to walk a list of 32bit pointers as described below. Each
|
|
* pointer points to a *array* of dmov_s, etc structs. The last pointer
|
|
* in the list is marked with CMD_PTR_LP. The last struct in each array
|
|
* is marked with CMD_LC (see below).
|
|
*/
|
|
#define CMD_PTR_ADDR(addr) ((addr) >> 3)
|
|
#define CMD_PTR_LP (1 << 31) /* last pointer */
|
|
#define CMD_PTR_PT (3 << 29) /* ? */
|
|
|
|
/* Single Item Mode */
|
|
typedef struct {
|
|
unsigned cmd;
|
|
unsigned src;
|
|
unsigned dst;
|
|
unsigned len;
|
|
} dmov_s;
|
|
|
|
/* Scatter/Gather Mode */
|
|
typedef struct {
|
|
unsigned cmd;
|
|
unsigned src_dscr;
|
|
unsigned dst_dscr;
|
|
unsigned _reserved;
|
|
} dmov_sg;
|
|
|
|
/* Box mode */
|
|
typedef struct {
|
|
uint32_t cmd;
|
|
uint32_t src_row_addr;
|
|
uint32_t dst_row_addr;
|
|
uint32_t src_dst_len;
|
|
uint32_t num_rows;
|
|
uint32_t row_offset;
|
|
} dmov_box;
|
|
|
|
/* bits for the cmd field of the above structures */
|
|
|
|
#define CMD_LC (1 << 31) /* last command */
|
|
#define CMD_FR (1 << 22) /* force result -- does not work? */
|
|
#define CMD_OCU (1 << 21) /* other channel unblock */
|
|
#define CMD_OCB (1 << 20) /* other channel block */
|
|
#define CMD_TCB (1 << 19) /* ? */
|
|
#define CMD_DAH (1 << 18) /* destination address hold -- does not work?*/
|
|
#define CMD_SAH (1 << 17) /* source address hold -- does not work? */
|
|
|
|
#define CMD_MODE_SINGLE (0 << 0) /* dmov_s structure used */
|
|
#define CMD_MODE_SG (1 << 0) /* untested */
|
|
#define CMD_MODE_IND_SG (2 << 0) /* untested */
|
|
#define CMD_MODE_BOX (3 << 0) /* untested */
|
|
|
|
#define CMD_DST_SWAP_BYTES (1 << 14) /* exchange each byte n with byte n+1 */
|
|
#define CMD_DST_SWAP_SHORTS (1 << 15) /* exchange each short n with short n+1 */
|
|
#define CMD_DST_SWAP_WORDS (1 << 16) /* exchange each word n with word n+1 */
|
|
|
|
#define CMD_SRC_SWAP_BYTES (1 << 11) /* exchange each byte n with byte n+1 */
|
|
#define CMD_SRC_SWAP_SHORTS (1 << 12) /* exchange each short n with short n+1 */
|
|
#define CMD_SRC_SWAP_WORDS (1 << 13) /* exchange each word n with word n+1 */
|
|
|
|
#define CMD_DST_CRCI(n) (((n) & 15) << 7)
|
|
#define CMD_SRC_CRCI(n) (((n) & 15) << 3)
|
|
|
|
#endif
|