mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-12 15:36:43 +07:00
af5a60baae
The I2C specification explicitly describes both SDA and SCL as bidirectional lines. An I2C master with a read-only SCL is thus not compliant. If a slow slave stretches the clock, errors will happen, so the bus can't be considered as reliable. Signed-off-by: Jean Delvare <khali@linux-fr.org> |
||
---|---|---|
.. | ||
i2c-algo-bit.c | ||
i2c-algo-pca.c | ||
i2c-algo-pcf.c | ||
i2c-algo-pcf.h | ||
Kconfig | ||
Makefile |