Evan Quan 06f75d54f4 drm/amd/powerplay: correct fine grained dpm force level setting ... For fine grained dpm, there is only two levels supported. However to reflect correctly the current clock frequency, there is an intermediate level faked. Thus on forcing level setting, we need to treat level 2 correctly as level 1. Signed-off-by: Evan Quan <evan.quan@amd.com> Reviewed-by: Kevin Wang <kevin1.wang@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>		2019-11-22 14:35:10 -05:00
..
hwmgr	drm/amd/powerplay: issue no PPSMC_MSG_GetCurrPkgPwr on unsupported ASICs	2019-11-22 14:35:10 -05:00
inc	drm/amd/powerplay: avoid DPM reenable process on Navi1x ASICs V2	2019-11-22 14:35:10 -05:00
smumgr	drm/amdgpu/powerplay: fix typo in mvdd table setup	2019-10-10 19:35:41 -05:00
amd_powerplay.c	drm/amd/powerplay: dynamically disable ds and ulv for compute	2019-11-08 12:30:17 -05:00
amdgpu_smu.c	drm/amd/powerplay: avoid DPM reenable process on Navi1x ASICs V2	2019-11-22 14:35:10 -05:00
arcturus_ppt.c	drm/amdgpu/smu_v11: Unify and fix power limits	2019-11-11 17:38:14 -05:00
arcturus_ppt.h	drm/amd/powerplay: update arcturus_ppt.c/h V3	2019-07-30 23:48:33 -05:00
Makefile	drm/amdgpu/powerplay: add smu ip block for renoir (v2)	2019-08-22 17:36:58 -05:00
navi10_ppt.c	drm/amd/powerplay: correct fine grained dpm force level setting	2019-11-22 14:35:10 -05:00
navi10_ppt.h	drm/amd/powerplay: read pcie speed/width info (v2)	2019-11-13 15:29:42 -05:00
renoir_ppt.c	drm/amd/powerplay: fix struct init in renoir_print_clk_levels	2019-11-06 16:27:48 -05:00
renoir_ppt.h	drm/amd/powerplay: implement sysfs for getting dpm clock	2019-09-13 17:49:19 -05:00
smu_internal.h	drm/amd/powerplay: clear the swSMU code layer	2019-10-25 16:50:10 -04:00
smu_v11_0.c	drm/amdgpu/smu_v11: Unify and fix power limits	2019-11-11 17:38:14 -05:00
smu_v12_0.c	drm/amd/powerplay: clear the swSMU code layer	2019-10-25 16:50:10 -04:00
vega20_ppt.c	drm/amdgpu/smu_v11: Unify and fix power limits	2019-11-11 17:38:14 -05:00
vega20_ppt.h	drm/amd/powerplay: simplified od_settings for each asic	2019-06-21 18:59:32 -05:00