mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-24 18:47:59 +07:00
48aff9f6fa
Add the sub-mailbox nodes that are used to communicate between MPU and the remote processors IPU1, IPU2 and DSP1. These match the respective node definitions on DRA74x to maintain compatibility for the equivalent remote processors. There is no DSP2 on DRA72x, and so the corresponding sub-mailbox node is not added. These sub-mailbox nodes are added to match the hard-coded mailbox configuration used within the TI IPC 3.x software package. The Dual-Cortex M4 IPU1 and IPU2 processor sub-systems are assumed to be running in SMP-mode, and hence only a single sub-mailbox node is added for each. All these sub-mailbox nodes are left in disabled state, and should be enabled (and modified if needed) as per the individual product configuration in the corresponding board dts files. Signed-off-by: Suman Anna <s-anna@ti.com> Signed-off-by: Tony Lindgren <tony@atomide.com>
69 lines
1.3 KiB
Plaintext
69 lines
1.3 KiB
Plaintext
/*
|
|
* Copyright (C) 2014 Texas Instruments Incorporated - http://www.ti.com/
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
* Based on "omap4.dtsi"
|
|
*/
|
|
|
|
#include "dra7.dtsi"
|
|
|
|
/ {
|
|
compatible = "ti,dra722", "ti,dra72", "ti,dra7";
|
|
|
|
cpus {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
cpu0: cpu@0 {
|
|
device_type = "cpu";
|
|
compatible = "arm,cortex-a15";
|
|
reg = <0>;
|
|
|
|
/* cooling options */
|
|
cooling-min-level = <0>;
|
|
cooling-max-level = <2>;
|
|
#cooling-cells = <2>; /* min followed by max */
|
|
};
|
|
};
|
|
|
|
pmu {
|
|
compatible = "arm,cortex-a15-pmu";
|
|
interrupt-parent = <&wakeupgen>;
|
|
interrupts = <GIC_SPI 131 IRQ_TYPE_LEVEL_HIGH>;
|
|
};
|
|
};
|
|
|
|
&dss {
|
|
reg = <0x58000000 0x80>,
|
|
<0x58004054 0x4>,
|
|
<0x58004300 0x20>;
|
|
reg-names = "dss", "pll1_clkctrl", "pll1";
|
|
|
|
clocks = <&dss_dss_clk>,
|
|
<&dss_video1_clk>;
|
|
clock-names = "fck", "video1_clk";
|
|
};
|
|
|
|
&mailbox5 {
|
|
mbox_ipu1_ipc3x: mbox_ipu1_ipc3x {
|
|
ti,mbox-tx = <6 2 2>;
|
|
ti,mbox-rx = <4 2 2>;
|
|
status = "disabled";
|
|
};
|
|
mbox_dsp1_ipc3x: mbox_dsp1_ipc3x {
|
|
ti,mbox-tx = <5 2 2>;
|
|
ti,mbox-rx = <1 2 2>;
|
|
status = "disabled";
|
|
};
|
|
};
|
|
|
|
&mailbox6 {
|
|
mbox_ipu2_ipc3x: mbox_ipu2_ipc3x {
|
|
ti,mbox-tx = <6 2 2>;
|
|
ti,mbox-rx = <4 2 2>;
|
|
status = "disabled";
|
|
};
|
|
};
|