mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-12 12:46:43 +07:00
8ceee660aa
The driver supports the 10Xpress PHY and XFP modules on our reference designs SFE4001 and SFE4002 and the SMC models SMC10GPCIe-XFP and SMC10GPCIe-10BT. Signed-off-by: Ben Hutchings <bhutchings@solarflare.com> Signed-off-by: Jeff Garzik <jgarzik@redhat.com>
68 lines
2.3 KiB
C
68 lines
2.3 KiB
C
/****************************************************************************
|
|
* Driver for Solarflare Solarstorm network controllers and boards
|
|
* Copyright 2005-2006 Fen Systems Ltd.
|
|
* Copyright 2006-2008 Solarflare Communications Inc.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of the GNU General Public License version 2 as published
|
|
* by the Free Software Foundation, incorporated herein by reference.
|
|
*/
|
|
|
|
#ifndef EFX_EFX_H
|
|
#define EFX_EFX_H
|
|
|
|
#include "net_driver.h"
|
|
|
|
/* PCI IDs */
|
|
#define EFX_VENDID_SFC 0x1924
|
|
#define FALCON_A_P_DEVID 0x0703
|
|
#define FALCON_A_S_DEVID 0x6703
|
|
#define FALCON_B_P_DEVID 0x0710
|
|
|
|
/* TX */
|
|
extern int efx_xmit(struct efx_nic *efx,
|
|
struct efx_tx_queue *tx_queue, struct sk_buff *skb);
|
|
extern void efx_stop_queue(struct efx_nic *efx);
|
|
extern void efx_wake_queue(struct efx_nic *efx);
|
|
|
|
/* RX */
|
|
extern void efx_xmit_done(struct efx_tx_queue *tx_queue, unsigned int index);
|
|
extern void efx_rx_packet(struct efx_rx_queue *rx_queue, unsigned int index,
|
|
unsigned int len, int checksummed, int discard);
|
|
extern void efx_schedule_slow_fill(struct efx_rx_queue *rx_queue, int delay);
|
|
|
|
/* Channels */
|
|
extern void efx_process_channel_now(struct efx_channel *channel);
|
|
extern int efx_flush_queues(struct efx_nic *efx);
|
|
|
|
/* Ports */
|
|
extern void efx_reconfigure_port(struct efx_nic *efx);
|
|
|
|
/* Global */
|
|
extern void efx_schedule_reset(struct efx_nic *efx, enum reset_type type);
|
|
extern void efx_suspend(struct efx_nic *efx);
|
|
extern void efx_resume(struct efx_nic *efx);
|
|
extern void efx_init_irq_moderation(struct efx_nic *efx, int tx_usecs,
|
|
int rx_usecs);
|
|
extern int efx_request_power(struct efx_nic *efx, int mw, const char *name);
|
|
extern void efx_hex_dump(const u8 *, unsigned int, const char *);
|
|
|
|
/* Dummy PHY ops for PHY drivers */
|
|
extern int efx_port_dummy_op_int(struct efx_nic *efx);
|
|
extern void efx_port_dummy_op_void(struct efx_nic *efx);
|
|
extern void efx_port_dummy_op_blink(struct efx_nic *efx, int blink);
|
|
|
|
|
|
extern unsigned int efx_monitor_interval;
|
|
|
|
static inline void efx_schedule_channel(struct efx_channel *channel)
|
|
{
|
|
EFX_TRACE(channel->efx, "channel %d scheduling NAPI poll on CPU%d\n",
|
|
channel->channel, raw_smp_processor_id());
|
|
channel->work_pending = 1;
|
|
|
|
netif_rx_schedule(channel->napi_dev, &channel->napi_str);
|
|
}
|
|
|
|
#endif /* EFX_EFX_H */
|