mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 04:55:18 +07:00
62c79bb3a9
This is the first release where we split up the 64-bit contributions a bit more, and in particular we are having a separate DT branch for them. Contents: - New devices added to Broadcom NorthStar2 - Misc fixes for Exynos7 boards - QCOM updates for MSM8916 - Rockchip tweaks for rk3368 SoC and eval board - A series of fixes for APM X-Gene v1 and v2 - Renesas R8A7795 CPU/PSCI additions - Marvell Berlin4CT PSCI, cpuidle, watchdog portions - Freescale LS1043a SoC and dev board support + some treewide or other misc changes -----BEGIN PGP SIGNATURE----- Version: GnuPG v1 iQIcBAABAgAGBQJWnr//AAoJEIwa5zzehBx35r0P/jyMtxtcXn9v9Tsdcenu91B/ wLVUHuVUtTQMq8nBHp3NUjFFPi51B7pKYT3uaPOE+r9TjHrwDgFP5rNVJwD3Jyn3 BTmGTM/4HNPTc+eLFk7yn0j/4xR6Njwf7DI5tjK4Xq6UC+xVk7v7Gy0dOcLPGUs4 x5hxSGSY6ncgEpABnK/w+GhxNfc6ua8TM3T7ZK9VeA9aZXFdp8lCWBGj4TyTT1By m2E/uwzhFeN2PQ4MLDI3MvDQoGWsOcsDLTB0oltdCSRdJoGn3Zbl+xG9/tMZTDiy pa8ItMb7VmQQdS/WNgAT3obgqvcfelSNvFaVWoLfjamb0bPVaz55bM+IjTqHr5kE ZjdDMq1kP4DdIPIFHs/4cmSkG7OUf+PO4/2BzqzroKCgZPXZX9NRr3aDQQYAzLlr yLUAGkY5O1cGP8CXP1zFZTiHjEmbCFX3XOpi6obTnyElxxxX3LDFsqrRSmFs41HF V7AKraWoEZ1GWWycRMC8SRo/OuEgx6aCRzNVR+0NwLk6AP6Kdxsb9naq3I2wfS5L +9KnNN7nNhRYMP0L53aMEhYrxkajeUrO3a8JbfowBlCwXlvLBPysGu11yWvI8flG 9SLK/TMmsa1Yk+XDjjVSHn8BKsYI1iCGnrxXjb2ZYNimqSPliMNxGr8lKvJ1L1Bz ELq+CpJizQ4tzuJpk6xv =f4yG -----END PGP SIGNATURE----- Merge tag 'armsoc-dt64' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/arm-soc Pull ARM 64-bit DT updates from Olof Johansson: "This is the first release where we split up the 64-bit contributions a bit more, and in particular we are having a separate DT branch for them. Contents: - New devices added to Broadcom NorthStar2 - Misc fixes for Exynos7 boards - QCOM updates for MSM8916 - Rockchip tweaks for rk3368 SoC and eval board - A series of fixes for APM X-Gene v1 and v2 - Renesas R8A7795 CPU/PSCI additions - Marvell Berlin4CT PSCI, cpuidle, watchdog portions - Freescale LS1043a SoC and dev board support + some treewide or other misc changes" * tag 'armsoc-dt64' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/arm-soc: (104 commits) dts/ls2080a: Update DTSI to add support of SP805 WDT Documentation: DT: Add entry for ARM SP805-WDT arm64: dts: X-Gene v2: I2C1 clock is always on arm64: dts: X-Gene v1: I2C0 clock is always on arm64: dts: Fix to use standard DT node names for X-Gene 1 and X-Gene 2 platforms arm64: dts: hikey: add label properties to UARTs arm64: dts: apq8016-sbc: add label properties for UART, I2C, and SPI arm64: dts: apq8016-sbc: enable UART0 on LS connector arm64: dts: juno: Add idle-states to device tree arm64: dts: Added syscon-reboot node for FSL's LS2080A SoC arm64: dts: add LS1043a-RDB board support arm64: dts: add Freescale LS1043a SoC support Documentation: DT: Add entry for Freescale LS1043a-RDB board arm64: dts: uniphier: add PH1-LD10 SoC/board support arm64: renesas: r8a7795: fix SATA clock assignment arm64: dts: salvator-x: Enable SATA controller arm64: dts: r8a7795: Add SATA controller node arm64: renesas: r8a7795: add internal delay for i2c IPs arm64: renesas: salvator-x: Add board part number to DT bindings arm64: dts: r8a7795: Add pmu device nodes ...
440 lines
11 KiB
Plaintext
440 lines
11 KiB
Plaintext
/*
|
|
* Copyright (c) 2014 MediaTek Inc.
|
|
* Author: Eddie Huang <eddie.huang@mediatek.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
/dts-v1/;
|
|
#include <dt-bindings/gpio/gpio.h>
|
|
#include "mt8173.dtsi"
|
|
|
|
/ {
|
|
model = "MediaTek MT8173 evaluation board";
|
|
compatible = "mediatek,mt8173-evb", "mediatek,mt8173";
|
|
|
|
aliases {
|
|
serial0 = &uart0;
|
|
serial1 = &uart1;
|
|
serial2 = &uart2;
|
|
serial3 = &uart3;
|
|
};
|
|
|
|
memory@40000000 {
|
|
device_type = "memory";
|
|
reg = <0 0x40000000 0 0x80000000>;
|
|
};
|
|
|
|
chosen { };
|
|
|
|
usb_p1_vbus: regulator@0 {
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "usb_vbus";
|
|
regulator-min-microvolt = <5000000>;
|
|
regulator-max-microvolt = <5000000>;
|
|
gpio = <&pio 130 GPIO_ACTIVE_HIGH>;
|
|
enable-active-high;
|
|
};
|
|
};
|
|
|
|
&i2c1 {
|
|
status = "okay";
|
|
|
|
buck: da9211@68 {
|
|
compatible = "dlg,da9211";
|
|
reg = <0x68>;
|
|
|
|
regulators {
|
|
da9211_vcpu_reg: BUCKA {
|
|
regulator-name = "VBUCKA";
|
|
regulator-min-microvolt = < 700000>;
|
|
regulator-max-microvolt = <1310000>;
|
|
regulator-min-microamp = <2000000>;
|
|
regulator-max-microamp = <4400000>;
|
|
regulator-ramp-delay = <10000>;
|
|
regulator-always-on;
|
|
};
|
|
|
|
da9211_vgpu_reg: BUCKB {
|
|
regulator-name = "VBUCKB";
|
|
regulator-min-microvolt = < 700000>;
|
|
regulator-max-microvolt = <1310000>;
|
|
regulator-min-microamp = <2000000>;
|
|
regulator-max-microamp = <3000000>;
|
|
regulator-ramp-delay = <10000>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
&mmc0 {
|
|
status = "okay";
|
|
pinctrl-names = "default", "state_uhs";
|
|
pinctrl-0 = <&mmc0_pins_default>;
|
|
pinctrl-1 = <&mmc0_pins_uhs>;
|
|
bus-width = <8>;
|
|
max-frequency = <50000000>;
|
|
cap-mmc-highspeed;
|
|
vmmc-supply = <&mt6397_vemc_3v3_reg>;
|
|
vqmmc-supply = <&mt6397_vio18_reg>;
|
|
non-removable;
|
|
};
|
|
|
|
&mmc1 {
|
|
status = "okay";
|
|
pinctrl-names = "default", "state_uhs";
|
|
pinctrl-0 = <&mmc1_pins_default>;
|
|
pinctrl-1 = <&mmc1_pins_uhs>;
|
|
bus-width = <4>;
|
|
max-frequency = <50000000>;
|
|
cap-sd-highspeed;
|
|
sd-uhs-sdr25;
|
|
cd-gpios = <&pio 132 0>;
|
|
vmmc-supply = <&mt6397_vmch_reg>;
|
|
vqmmc-supply = <&mt6397_vmc_reg>;
|
|
};
|
|
|
|
&pio {
|
|
disp_pwm0_pins: disp_pwm0_pins {
|
|
pins1 {
|
|
pinmux = <MT8173_PIN_87_DISP_PWM0__FUNC_DISP_PWM0>;
|
|
output-low;
|
|
};
|
|
};
|
|
|
|
mmc0_pins_default: mmc0default {
|
|
pins_cmd_dat {
|
|
pinmux = <MT8173_PIN_57_MSDC0_DAT0__FUNC_MSDC0_DAT0>,
|
|
<MT8173_PIN_58_MSDC0_DAT1__FUNC_MSDC0_DAT1>,
|
|
<MT8173_PIN_59_MSDC0_DAT2__FUNC_MSDC0_DAT2>,
|
|
<MT8173_PIN_60_MSDC0_DAT3__FUNC_MSDC0_DAT3>,
|
|
<MT8173_PIN_61_MSDC0_DAT4__FUNC_MSDC0_DAT4>,
|
|
<MT8173_PIN_62_MSDC0_DAT5__FUNC_MSDC0_DAT5>,
|
|
<MT8173_PIN_63_MSDC0_DAT6__FUNC_MSDC0_DAT6>,
|
|
<MT8173_PIN_64_MSDC0_DAT7__FUNC_MSDC0_DAT7>,
|
|
<MT8173_PIN_66_MSDC0_CMD__FUNC_MSDC0_CMD>;
|
|
input-enable;
|
|
bias-pull-up;
|
|
};
|
|
|
|
pins_clk {
|
|
pinmux = <MT8173_PIN_65_MSDC0_CLK__FUNC_MSDC0_CLK>;
|
|
bias-pull-down;
|
|
};
|
|
|
|
pins_rst {
|
|
pinmux = <MT8173_PIN_68_MSDC0_RST___FUNC_MSDC0_RSTB>;
|
|
bias-pull-up;
|
|
};
|
|
};
|
|
|
|
mmc1_pins_default: mmc1default {
|
|
pins_cmd_dat {
|
|
pinmux = <MT8173_PIN_73_MSDC1_DAT0__FUNC_MSDC1_DAT0>,
|
|
<MT8173_PIN_74_MSDC1_DAT1__FUNC_MSDC1_DAT1>,
|
|
<MT8173_PIN_75_MSDC1_DAT2__FUNC_MSDC1_DAT2>,
|
|
<MT8173_PIN_76_MSDC1_DAT3__FUNC_MSDC1_DAT3>,
|
|
<MT8173_PIN_78_MSDC1_CMD__FUNC_MSDC1_CMD>;
|
|
input-enable;
|
|
drive-strength = <MTK_DRIVE_4mA>;
|
|
bias-pull-up = <MTK_PUPD_SET_R1R0_10>;
|
|
};
|
|
|
|
pins_clk {
|
|
pinmux = <MT8173_PIN_77_MSDC1_CLK__FUNC_MSDC1_CLK>;
|
|
bias-pull-down;
|
|
drive-strength = <MTK_DRIVE_4mA>;
|
|
};
|
|
|
|
pins_insert {
|
|
pinmux = <MT8173_PIN_132_I2S0_DATA1__FUNC_GPIO132>;
|
|
bias-pull-up;
|
|
};
|
|
};
|
|
|
|
mmc0_pins_uhs: mmc0 {
|
|
pins_cmd_dat {
|
|
pinmux = <MT8173_PIN_57_MSDC0_DAT0__FUNC_MSDC0_DAT0>,
|
|
<MT8173_PIN_58_MSDC0_DAT1__FUNC_MSDC0_DAT1>,
|
|
<MT8173_PIN_59_MSDC0_DAT2__FUNC_MSDC0_DAT2>,
|
|
<MT8173_PIN_60_MSDC0_DAT3__FUNC_MSDC0_DAT3>,
|
|
<MT8173_PIN_61_MSDC0_DAT4__FUNC_MSDC0_DAT4>,
|
|
<MT8173_PIN_62_MSDC0_DAT5__FUNC_MSDC0_DAT5>,
|
|
<MT8173_PIN_63_MSDC0_DAT6__FUNC_MSDC0_DAT6>,
|
|
<MT8173_PIN_64_MSDC0_DAT7__FUNC_MSDC0_DAT7>,
|
|
<MT8173_PIN_66_MSDC0_CMD__FUNC_MSDC0_CMD>;
|
|
input-enable;
|
|
drive-strength = <MTK_DRIVE_2mA>;
|
|
bias-pull-up = <MTK_PUPD_SET_R1R0_01>;
|
|
};
|
|
|
|
pins_clk {
|
|
pinmux = <MT8173_PIN_65_MSDC0_CLK__FUNC_MSDC0_CLK>;
|
|
drive-strength = <MTK_DRIVE_2mA>;
|
|
bias-pull-down = <MTK_PUPD_SET_R1R0_01>;
|
|
};
|
|
|
|
pins_rst {
|
|
pinmux = <MT8173_PIN_68_MSDC0_RST___FUNC_MSDC0_RSTB>;
|
|
bias-pull-up;
|
|
};
|
|
};
|
|
|
|
mmc1_pins_uhs: mmc1 {
|
|
pins_cmd_dat {
|
|
pinmux = <MT8173_PIN_73_MSDC1_DAT0__FUNC_MSDC1_DAT0>,
|
|
<MT8173_PIN_74_MSDC1_DAT1__FUNC_MSDC1_DAT1>,
|
|
<MT8173_PIN_75_MSDC1_DAT2__FUNC_MSDC1_DAT2>,
|
|
<MT8173_PIN_76_MSDC1_DAT3__FUNC_MSDC1_DAT3>,
|
|
<MT8173_PIN_78_MSDC1_CMD__FUNC_MSDC1_CMD>;
|
|
input-enable;
|
|
drive-strength = <MTK_DRIVE_4mA>;
|
|
bias-pull-up = <MTK_PUPD_SET_R1R0_10>;
|
|
};
|
|
|
|
pins_clk {
|
|
pinmux = <MT8173_PIN_77_MSDC1_CLK__FUNC_MSDC1_CLK>;
|
|
drive-strength = <MTK_DRIVE_4mA>;
|
|
bias-pull-down = <MTK_PUPD_SET_R1R0_10>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&pwm0 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&disp_pwm0_pins>;
|
|
status = "okay";
|
|
};
|
|
|
|
&pwrap {
|
|
pmic: mt6397 {
|
|
compatible = "mediatek,mt6397";
|
|
interrupt-parent = <&pio>;
|
|
interrupts = <11 IRQ_TYPE_LEVEL_HIGH>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
|
|
mt6397regulator: mt6397regulator {
|
|
compatible = "mediatek,mt6397-regulator";
|
|
|
|
mt6397_vpca15_reg: buck_vpca15 {
|
|
regulator-compatible = "buck_vpca15";
|
|
regulator-name = "vpca15";
|
|
regulator-min-microvolt = < 700000>;
|
|
regulator-max-microvolt = <1350000>;
|
|
regulator-ramp-delay = <12500>;
|
|
regulator-always-on;
|
|
};
|
|
|
|
mt6397_vpca7_reg: buck_vpca7 {
|
|
regulator-compatible = "buck_vpca7";
|
|
regulator-name = "vpca7";
|
|
regulator-min-microvolt = < 700000>;
|
|
regulator-max-microvolt = <1350000>;
|
|
regulator-ramp-delay = <12500>;
|
|
regulator-enable-ramp-delay = <115>;
|
|
};
|
|
|
|
mt6397_vsramca15_reg: buck_vsramca15 {
|
|
regulator-compatible = "buck_vsramca15";
|
|
regulator-name = "vsramca15";
|
|
regulator-min-microvolt = < 700000>;
|
|
regulator-max-microvolt = <1350000>;
|
|
regulator-ramp-delay = <12500>;
|
|
regulator-always-on;
|
|
};
|
|
|
|
mt6397_vsramca7_reg: buck_vsramca7 {
|
|
regulator-compatible = "buck_vsramca7";
|
|
regulator-name = "vsramca7";
|
|
regulator-min-microvolt = < 700000>;
|
|
regulator-max-microvolt = <1350000>;
|
|
regulator-ramp-delay = <12500>;
|
|
regulator-always-on;
|
|
};
|
|
|
|
mt6397_vcore_reg: buck_vcore {
|
|
regulator-compatible = "buck_vcore";
|
|
regulator-name = "vcore";
|
|
regulator-min-microvolt = < 700000>;
|
|
regulator-max-microvolt = <1350000>;
|
|
regulator-ramp-delay = <12500>;
|
|
regulator-always-on;
|
|
};
|
|
|
|
mt6397_vgpu_reg: buck_vgpu {
|
|
regulator-compatible = "buck_vgpu";
|
|
regulator-name = "vgpu";
|
|
regulator-min-microvolt = < 700000>;
|
|
regulator-max-microvolt = <1350000>;
|
|
regulator-ramp-delay = <12500>;
|
|
regulator-enable-ramp-delay = <115>;
|
|
};
|
|
|
|
mt6397_vdrm_reg: buck_vdrm {
|
|
regulator-compatible = "buck_vdrm";
|
|
regulator-name = "vdrm";
|
|
regulator-min-microvolt = <1200000>;
|
|
regulator-max-microvolt = <1400000>;
|
|
regulator-ramp-delay = <12500>;
|
|
regulator-always-on;
|
|
};
|
|
|
|
mt6397_vio18_reg: buck_vio18 {
|
|
regulator-compatible = "buck_vio18";
|
|
regulator-name = "vio18";
|
|
regulator-min-microvolt = <1620000>;
|
|
regulator-max-microvolt = <1980000>;
|
|
regulator-ramp-delay = <12500>;
|
|
regulator-always-on;
|
|
};
|
|
|
|
mt6397_vtcxo_reg: ldo_vtcxo {
|
|
regulator-compatible = "ldo_vtcxo";
|
|
regulator-name = "vtcxo";
|
|
regulator-always-on;
|
|
};
|
|
|
|
mt6397_va28_reg: ldo_va28 {
|
|
regulator-compatible = "ldo_va28";
|
|
regulator-name = "va28";
|
|
regulator-always-on;
|
|
};
|
|
|
|
mt6397_vcama_reg: ldo_vcama {
|
|
regulator-compatible = "ldo_vcama";
|
|
regulator-name = "vcama";
|
|
regulator-min-microvolt = <1500000>;
|
|
regulator-max-microvolt = <2800000>;
|
|
regulator-enable-ramp-delay = <218>;
|
|
};
|
|
|
|
mt6397_vio28_reg: ldo_vio28 {
|
|
regulator-compatible = "ldo_vio28";
|
|
regulator-name = "vio28";
|
|
regulator-always-on;
|
|
};
|
|
|
|
mt6397_vusb_reg: ldo_vusb {
|
|
regulator-compatible = "ldo_vusb";
|
|
regulator-name = "vusb";
|
|
};
|
|
|
|
mt6397_vmc_reg: ldo_vmc {
|
|
regulator-compatible = "ldo_vmc";
|
|
regulator-name = "vmc";
|
|
regulator-min-microvolt = <1800000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
regulator-enable-ramp-delay = <218>;
|
|
};
|
|
|
|
mt6397_vmch_reg: ldo_vmch {
|
|
regulator-compatible = "ldo_vmch";
|
|
regulator-name = "vmch";
|
|
regulator-min-microvolt = <3000000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
regulator-enable-ramp-delay = <218>;
|
|
};
|
|
|
|
mt6397_vemc_3v3_reg: ldo_vemc3v3 {
|
|
regulator-compatible = "ldo_vemc3v3";
|
|
regulator-name = "vemc_3v3";
|
|
regulator-min-microvolt = <3000000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
regulator-enable-ramp-delay = <218>;
|
|
};
|
|
|
|
mt6397_vgp1_reg: ldo_vgp1 {
|
|
regulator-compatible = "ldo_vgp1";
|
|
regulator-name = "vcamd";
|
|
regulator-min-microvolt = <1220000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
regulator-enable-ramp-delay = <240>;
|
|
};
|
|
|
|
mt6397_vgp2_reg: ldo_vgp2 {
|
|
regulator-compatible = "ldo_vgp2";
|
|
regulator-name = "vcamio";
|
|
regulator-min-microvolt = <1000000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
regulator-enable-ramp-delay = <218>;
|
|
};
|
|
|
|
mt6397_vgp3_reg: ldo_vgp3 {
|
|
regulator-compatible = "ldo_vgp3";
|
|
regulator-name = "vcamaf";
|
|
regulator-min-microvolt = <1200000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
regulator-enable-ramp-delay = <218>;
|
|
};
|
|
|
|
mt6397_vgp4_reg: ldo_vgp4 {
|
|
regulator-compatible = "ldo_vgp4";
|
|
regulator-name = "vgp4";
|
|
regulator-min-microvolt = <1200000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
regulator-enable-ramp-delay = <218>;
|
|
};
|
|
|
|
mt6397_vgp5_reg: ldo_vgp5 {
|
|
regulator-compatible = "ldo_vgp5";
|
|
regulator-name = "vgp5";
|
|
regulator-min-microvolt = <1200000>;
|
|
regulator-max-microvolt = <3000000>;
|
|
regulator-enable-ramp-delay = <218>;
|
|
};
|
|
|
|
mt6397_vgp6_reg: ldo_vgp6 {
|
|
regulator-compatible = "ldo_vgp6";
|
|
regulator-name = "vgp6";
|
|
regulator-min-microvolt = <1200000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
regulator-enable-ramp-delay = <218>;
|
|
};
|
|
|
|
mt6397_vibr_reg: ldo_vibr {
|
|
regulator-compatible = "ldo_vibr";
|
|
regulator-name = "vibr";
|
|
regulator-min-microvolt = <1300000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
regulator-enable-ramp-delay = <218>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
&pio {
|
|
spi_pins_a: spi0 {
|
|
pins_spi {
|
|
pinmux = <MT8173_PIN_69_SPI_CK__FUNC_SPI_CK_0_>,
|
|
<MT8173_PIN_70_SPI_MI__FUNC_SPI_MI_0_>,
|
|
<MT8173_PIN_71_SPI_MO__FUNC_SPI_MO_0_>,
|
|
<MT8173_PIN_72_SPI_CS__FUNC_SPI_CS_0_>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&spi {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&spi_pins_a>;
|
|
mediatek,pad-select = <0>;
|
|
status = "okay";
|
|
};
|
|
|
|
&uart0 {
|
|
status = "okay";
|
|
};
|
|
|
|
&usb30 {
|
|
vusb33-supply = <&mt6397_vusb_reg>;
|
|
vbus-supply = <&usb_p1_vbus>;
|
|
mediatek,wakeup-src = <1>;
|
|
};
|