mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-27 12:15:08 +07:00
4671ea2041
The I915_READ/WRITE is not only a mmio read/write, it also contains
debug checking and Forcewake domain lookup. This is too heavy for
GVT ring switch case which access batch of mmio registers on ring
switch. We can handle Forcewake manually and use the raw
i915_read/write instead. The benefit from this is 2x faster mmio
switch performance.
Before After
cycles ~550000 ~250000
v2: Use existing I915_READ_FW/I915_WRITE_FW macro. (zhenyu)
Signed-off-by: Changbin Du <changbin.du@intel.com>
Reviewed-by: Zhenyu Wang <zhenyuw@linux.intel.com>
Signed-off-by: Zhenyu Wang <zhenyuw@linux.intel.com>
406 lines
11 KiB
C
406 lines
11 KiB
C
/*
|
|
* Copyright(c) 2011-2016 Intel Corporation. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice (including the next
|
|
* paragraph) shall be included in all copies or substantial portions of the
|
|
* Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
|
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
|
|
* SOFTWARE.
|
|
*
|
|
* Authors:
|
|
* Eddie Dong <eddie.dong@intel.com>
|
|
* Kevin Tian <kevin.tian@intel.com>
|
|
*
|
|
* Contributors:
|
|
* Zhi Wang <zhi.a.wang@intel.com>
|
|
* Changbin Du <changbin.du@intel.com>
|
|
* Zhenyu Wang <zhenyuw@linux.intel.com>
|
|
* Tina Zhang <tina.zhang@intel.com>
|
|
* Bing Niu <bing.niu@intel.com>
|
|
*
|
|
*/
|
|
|
|
#include "i915_drv.h"
|
|
#include "gvt.h"
|
|
#include "trace.h"
|
|
|
|
struct render_mmio {
|
|
int ring_id;
|
|
i915_reg_t reg;
|
|
u32 mask;
|
|
bool in_context;
|
|
u32 value;
|
|
};
|
|
|
|
static struct render_mmio gen8_render_mmio_list[] __cacheline_aligned = {
|
|
{RCS, _MMIO(0x229c), 0xffff, false},
|
|
{RCS, _MMIO(0x2248), 0x0, false},
|
|
{RCS, _MMIO(0x2098), 0x0, false},
|
|
{RCS, _MMIO(0x20c0), 0xffff, true},
|
|
{RCS, _MMIO(0x24d0), 0, false},
|
|
{RCS, _MMIO(0x24d4), 0, false},
|
|
{RCS, _MMIO(0x24d8), 0, false},
|
|
{RCS, _MMIO(0x24dc), 0, false},
|
|
{RCS, _MMIO(0x24e0), 0, false},
|
|
{RCS, _MMIO(0x24e4), 0, false},
|
|
{RCS, _MMIO(0x24e8), 0, false},
|
|
{RCS, _MMIO(0x24ec), 0, false},
|
|
{RCS, _MMIO(0x24f0), 0, false},
|
|
{RCS, _MMIO(0x24f4), 0, false},
|
|
{RCS, _MMIO(0x24f8), 0, false},
|
|
{RCS, _MMIO(0x24fc), 0, false},
|
|
{RCS, _MMIO(0x7004), 0xffff, true},
|
|
{RCS, _MMIO(0x7008), 0xffff, true},
|
|
{RCS, _MMIO(0x7000), 0xffff, true},
|
|
{RCS, _MMIO(0x7010), 0xffff, true},
|
|
{RCS, _MMIO(0x7300), 0xffff, true},
|
|
{RCS, _MMIO(0x83a4), 0xffff, true},
|
|
|
|
{BCS, _MMIO(0x2229c), 0xffff, false},
|
|
{BCS, _MMIO(0x2209c), 0xffff, false},
|
|
{BCS, _MMIO(0x220c0), 0xffff, false},
|
|
{BCS, _MMIO(0x22098), 0x0, false},
|
|
{BCS, _MMIO(0x22028), 0x0, false},
|
|
};
|
|
|
|
static struct render_mmio gen9_render_mmio_list[] __cacheline_aligned = {
|
|
{RCS, _MMIO(0x229c), 0xffff, false},
|
|
{RCS, _MMIO(0x2248), 0x0, false},
|
|
{RCS, _MMIO(0x2098), 0x0, false},
|
|
{RCS, _MMIO(0x20c0), 0xffff, true},
|
|
{RCS, _MMIO(0x24d0), 0, false},
|
|
{RCS, _MMIO(0x24d4), 0, false},
|
|
{RCS, _MMIO(0x24d8), 0, false},
|
|
{RCS, _MMIO(0x24dc), 0, false},
|
|
{RCS, _MMIO(0x24e0), 0, false},
|
|
{RCS, _MMIO(0x24e4), 0, false},
|
|
{RCS, _MMIO(0x24e8), 0, false},
|
|
{RCS, _MMIO(0x24ec), 0, false},
|
|
{RCS, _MMIO(0x24f0), 0, false},
|
|
{RCS, _MMIO(0x24f4), 0, false},
|
|
{RCS, _MMIO(0x24f8), 0, false},
|
|
{RCS, _MMIO(0x24fc), 0, false},
|
|
{RCS, _MMIO(0x7004), 0xffff, true},
|
|
{RCS, _MMIO(0x7008), 0xffff, true},
|
|
{RCS, _MMIO(0x7000), 0xffff, true},
|
|
{RCS, _MMIO(0x7010), 0xffff, true},
|
|
{RCS, _MMIO(0x7300), 0xffff, true},
|
|
{RCS, _MMIO(0x83a4), 0xffff, true},
|
|
|
|
{RCS, _MMIO(0x40e0), 0, false},
|
|
{RCS, _MMIO(0x40e4), 0, false},
|
|
{RCS, _MMIO(0x2580), 0xffff, true},
|
|
{RCS, _MMIO(0x7014), 0xffff, true},
|
|
{RCS, _MMIO(0x20ec), 0xffff, false},
|
|
{RCS, _MMIO(0xb118), 0, false},
|
|
{RCS, _MMIO(0xe100), 0xffff, true},
|
|
{RCS, _MMIO(0xe180), 0xffff, true},
|
|
{RCS, _MMIO(0xe184), 0xffff, true},
|
|
{RCS, _MMIO(0xe188), 0xffff, true},
|
|
{RCS, _MMIO(0xe194), 0xffff, true},
|
|
{RCS, _MMIO(0x4de0), 0, false},
|
|
{RCS, _MMIO(0x4de4), 0, false},
|
|
{RCS, _MMIO(0x4de8), 0, false},
|
|
{RCS, _MMIO(0x4dec), 0, false},
|
|
{RCS, _MMIO(0x4df0), 0, false},
|
|
{RCS, _MMIO(0x4df4), 0, false},
|
|
|
|
{BCS, _MMIO(0x2229c), 0xffff, false},
|
|
{BCS, _MMIO(0x2209c), 0xffff, false},
|
|
{BCS, _MMIO(0x220c0), 0xffff, false},
|
|
{BCS, _MMIO(0x22098), 0x0, false},
|
|
{BCS, _MMIO(0x22028), 0x0, false},
|
|
|
|
{VCS2, _MMIO(0x1c028), 0xffff, false},
|
|
|
|
{VECS, _MMIO(0x1a028), 0xffff, false},
|
|
|
|
{RCS, _MMIO(0x7304), 0xffff, true},
|
|
{RCS, _MMIO(0x2248), 0x0, false},
|
|
{RCS, _MMIO(0x940c), 0x0, false},
|
|
{RCS, _MMIO(0x4ab8), 0x0, false},
|
|
|
|
{RCS, _MMIO(0x4ab0), 0x0, false},
|
|
{RCS, _MMIO(0x20d4), 0x0, false},
|
|
|
|
{RCS, _MMIO(0xb004), 0x0, false},
|
|
{RCS, _MMIO(0x20a0), 0x0, false},
|
|
{RCS, _MMIO(0x20e4), 0xffff, false},
|
|
};
|
|
|
|
static u32 gen9_render_mocs[I915_NUM_ENGINES][64];
|
|
static u32 gen9_render_mocs_L3[32];
|
|
|
|
static void handle_tlb_pending_event(struct intel_vgpu *vgpu, int ring_id)
|
|
{
|
|
struct drm_i915_private *dev_priv = vgpu->gvt->dev_priv;
|
|
enum forcewake_domains fw;
|
|
i915_reg_t reg;
|
|
u32 regs[] = {
|
|
[RCS] = 0x4260,
|
|
[VCS] = 0x4264,
|
|
[VCS2] = 0x4268,
|
|
[BCS] = 0x426c,
|
|
[VECS] = 0x4270,
|
|
};
|
|
|
|
if (WARN_ON(ring_id >= ARRAY_SIZE(regs)))
|
|
return;
|
|
|
|
if (!test_and_clear_bit(ring_id, (void *)vgpu->tlb_handle_pending))
|
|
return;
|
|
|
|
reg = _MMIO(regs[ring_id]);
|
|
|
|
/* WaForceWakeRenderDuringMmioTLBInvalidate:skl
|
|
* we need to put a forcewake when invalidating RCS TLB caches,
|
|
* otherwise device can go to RC6 state and interrupt invalidation
|
|
* process
|
|
*/
|
|
fw = intel_uncore_forcewake_for_reg(dev_priv, reg,
|
|
FW_REG_READ | FW_REG_WRITE);
|
|
if (ring_id == RCS && (IS_SKYLAKE(dev_priv) || IS_KABYLAKE(dev_priv)))
|
|
fw |= FORCEWAKE_RENDER;
|
|
|
|
intel_uncore_forcewake_get(dev_priv, fw);
|
|
|
|
I915_WRITE_FW(reg, 0x1);
|
|
|
|
if (wait_for_atomic((I915_READ_FW(reg) == 0), 50))
|
|
gvt_vgpu_err("timeout in invalidate ring (%d) tlb\n", ring_id);
|
|
else
|
|
vgpu_vreg(vgpu, regs[ring_id]) = 0;
|
|
|
|
intel_uncore_forcewake_put(dev_priv, fw);
|
|
|
|
gvt_dbg_core("invalidate TLB for ring %d\n", ring_id);
|
|
}
|
|
|
|
static void load_mocs(struct intel_vgpu *vgpu, int ring_id)
|
|
{
|
|
struct drm_i915_private *dev_priv = vgpu->gvt->dev_priv;
|
|
i915_reg_t offset, l3_offset;
|
|
u32 regs[] = {
|
|
[RCS] = 0xc800,
|
|
[VCS] = 0xc900,
|
|
[VCS2] = 0xca00,
|
|
[BCS] = 0xcc00,
|
|
[VECS] = 0xcb00,
|
|
};
|
|
int i;
|
|
|
|
if (WARN_ON(ring_id >= ARRAY_SIZE(regs)))
|
|
return;
|
|
|
|
offset.reg = regs[ring_id];
|
|
for (i = 0; i < 64; i++) {
|
|
gen9_render_mocs[ring_id][i] = I915_READ_FW(offset);
|
|
I915_WRITE(offset, vgpu_vreg(vgpu, offset));
|
|
offset.reg += 4;
|
|
}
|
|
|
|
if (ring_id == RCS) {
|
|
l3_offset.reg = 0xb020;
|
|
for (i = 0; i < 32; i++) {
|
|
gen9_render_mocs_L3[i] = I915_READ_FW(l3_offset);
|
|
I915_WRITE_FW(l3_offset, vgpu_vreg(vgpu, l3_offset));
|
|
l3_offset.reg += 4;
|
|
}
|
|
}
|
|
}
|
|
|
|
static void restore_mocs(struct intel_vgpu *vgpu, int ring_id)
|
|
{
|
|
struct drm_i915_private *dev_priv = vgpu->gvt->dev_priv;
|
|
i915_reg_t offset, l3_offset;
|
|
u32 regs[] = {
|
|
[RCS] = 0xc800,
|
|
[VCS] = 0xc900,
|
|
[VCS2] = 0xca00,
|
|
[BCS] = 0xcc00,
|
|
[VECS] = 0xcb00,
|
|
};
|
|
int i;
|
|
|
|
if (WARN_ON(ring_id >= ARRAY_SIZE(regs)))
|
|
return;
|
|
|
|
offset.reg = regs[ring_id];
|
|
for (i = 0; i < 64; i++) {
|
|
vgpu_vreg(vgpu, offset) = I915_READ_FW(offset);
|
|
I915_WRITE_FW(offset, gen9_render_mocs[ring_id][i]);
|
|
offset.reg += 4;
|
|
}
|
|
|
|
if (ring_id == RCS) {
|
|
l3_offset.reg = 0xb020;
|
|
for (i = 0; i < 32; i++) {
|
|
vgpu_vreg(vgpu, l3_offset) = I915_READ_FW(l3_offset);
|
|
I915_WRITE_FW(l3_offset, gen9_render_mocs_L3[i]);
|
|
l3_offset.reg += 4;
|
|
}
|
|
}
|
|
}
|
|
|
|
#define CTX_CONTEXT_CONTROL_VAL 0x03
|
|
|
|
/* Switch ring mmio values (context) from host to a vgpu. */
|
|
static void switch_mmio_to_vgpu(struct intel_vgpu *vgpu, int ring_id)
|
|
{
|
|
struct drm_i915_private *dev_priv = vgpu->gvt->dev_priv;
|
|
struct render_mmio *mmio;
|
|
u32 v;
|
|
int i, array_size;
|
|
u32 *reg_state = vgpu->shadow_ctx->engine[ring_id].lrc_reg_state;
|
|
u32 ctx_ctrl = reg_state[CTX_CONTEXT_CONTROL_VAL];
|
|
u32 inhibit_mask =
|
|
_MASKED_BIT_ENABLE(CTX_CTRL_ENGINE_CTX_RESTORE_INHIBIT);
|
|
i915_reg_t last_reg = _MMIO(0);
|
|
|
|
if (IS_SKYLAKE(vgpu->gvt->dev_priv)
|
|
|| IS_KABYLAKE(vgpu->gvt->dev_priv)) {
|
|
mmio = gen9_render_mmio_list;
|
|
array_size = ARRAY_SIZE(gen9_render_mmio_list);
|
|
load_mocs(vgpu, ring_id);
|
|
} else {
|
|
mmio = gen8_render_mmio_list;
|
|
array_size = ARRAY_SIZE(gen8_render_mmio_list);
|
|
}
|
|
|
|
for (i = 0; i < array_size; i++, mmio++) {
|
|
if (mmio->ring_id != ring_id)
|
|
continue;
|
|
|
|
mmio->value = I915_READ_FW(mmio->reg);
|
|
|
|
/*
|
|
* if it is an inhibit context, load in_context mmio
|
|
* into HW by mmio write. If it is not, skip this mmio
|
|
* write.
|
|
*/
|
|
if (mmio->in_context &&
|
|
((ctx_ctrl & inhibit_mask) != inhibit_mask) &&
|
|
i915.enable_execlists)
|
|
continue;
|
|
|
|
if (mmio->mask)
|
|
v = vgpu_vreg(vgpu, mmio->reg) | (mmio->mask << 16);
|
|
else
|
|
v = vgpu_vreg(vgpu, mmio->reg);
|
|
|
|
I915_WRITE_FW(mmio->reg, v);
|
|
last_reg = mmio->reg;
|
|
|
|
trace_render_mmio(vgpu->id, "load",
|
|
i915_mmio_reg_offset(mmio->reg),
|
|
mmio->value, v);
|
|
}
|
|
|
|
/* Make sure the swiched MMIOs has taken effect. */
|
|
if (likely(INTEL_GVT_MMIO_OFFSET(last_reg)))
|
|
I915_READ_FW(last_reg);
|
|
|
|
handle_tlb_pending_event(vgpu, ring_id);
|
|
}
|
|
|
|
/* Switch ring mmio values (context) from vgpu to host. */
|
|
static void switch_mmio_to_host(struct intel_vgpu *vgpu, int ring_id)
|
|
{
|
|
struct drm_i915_private *dev_priv = vgpu->gvt->dev_priv;
|
|
struct render_mmio *mmio;
|
|
i915_reg_t last_reg = _MMIO(0);
|
|
u32 v;
|
|
int i, array_size;
|
|
|
|
if (IS_SKYLAKE(dev_priv) || IS_KABYLAKE(dev_priv)) {
|
|
mmio = gen9_render_mmio_list;
|
|
array_size = ARRAY_SIZE(gen9_render_mmio_list);
|
|
restore_mocs(vgpu, ring_id);
|
|
} else {
|
|
mmio = gen8_render_mmio_list;
|
|
array_size = ARRAY_SIZE(gen8_render_mmio_list);
|
|
}
|
|
|
|
for (i = 0; i < array_size; i++, mmio++) {
|
|
if (mmio->ring_id != ring_id)
|
|
continue;
|
|
|
|
vgpu_vreg(vgpu, mmio->reg) = I915_READ_FW(mmio->reg);
|
|
|
|
if (mmio->mask) {
|
|
vgpu_vreg(vgpu, mmio->reg) &= ~(mmio->mask << 16);
|
|
v = mmio->value | (mmio->mask << 16);
|
|
} else
|
|
v = mmio->value;
|
|
|
|
if (mmio->in_context)
|
|
continue;
|
|
|
|
I915_WRITE_FW(mmio->reg, v);
|
|
last_reg = mmio->reg;
|
|
|
|
trace_render_mmio(vgpu->id, "restore",
|
|
i915_mmio_reg_offset(mmio->reg),
|
|
mmio->value, v);
|
|
}
|
|
|
|
/* Make sure the swiched MMIOs has taken effect. */
|
|
if (likely(INTEL_GVT_MMIO_OFFSET(last_reg)))
|
|
I915_READ_FW(last_reg);
|
|
}
|
|
|
|
/**
|
|
* intel_gvt_switch_render_mmio - switch mmio context of specific engine
|
|
* @pre: the last vGPU that own the engine
|
|
* @next: the vGPU to switch to
|
|
* @ring_id: specify the engine
|
|
*
|
|
* If pre is null indicates that host own the engine. If next is null
|
|
* indicates that we are switching to host workload.
|
|
*/
|
|
void intel_gvt_switch_mmio(struct intel_vgpu *pre,
|
|
struct intel_vgpu *next, int ring_id)
|
|
{
|
|
struct drm_i915_private *dev_priv;
|
|
|
|
if (WARN_ON(!pre && !next))
|
|
return;
|
|
|
|
gvt_dbg_render("switch ring %d from %s to %s\n", ring_id,
|
|
pre ? "vGPU" : "host", next ? "vGPU" : "HOST");
|
|
|
|
dev_priv = pre ? pre->gvt->dev_priv : next->gvt->dev_priv;
|
|
|
|
/**
|
|
* We are using raw mmio access wrapper to improve the
|
|
* performace for batch mmio read/write, so we need
|
|
* handle forcewake mannually.
|
|
*/
|
|
intel_uncore_forcewake_get(dev_priv, FORCEWAKE_ALL);
|
|
|
|
/**
|
|
* TODO: Optimize for vGPU to vGPU switch by merging
|
|
* switch_mmio_to_host() and switch_mmio_to_vgpu().
|
|
*/
|
|
if (pre)
|
|
switch_mmio_to_host(pre, ring_id);
|
|
|
|
if (next)
|
|
switch_mmio_to_vgpu(next, ring_id);
|
|
|
|
intel_uncore_forcewake_put(dev_priv, FORCEWAKE_ALL);
|
|
}
|