mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-18 19:39:08 +07:00
a6c9e96bf8
Unified assembly syntax requires conditionals to be postfixes.
TUSER() currently only takes a single argument which then gets
appended t (with translation) on every instruction.
This fixes a build error when using LLVM's integrated assembler:
In file included from kernel/futex.c:72:
./arch/arm/include/asm/futex.h:116:3: error: invalid instruction, did you mean: strt?
"2: " TUSER(streq) " %3, [%4]n"
^
<inline asm>:5:4: note: instantiated into assembly here
2: streqt r2, [r4]
^~~~~~
Additionally, for GCC ".syntax unified" for inline assembly.
When compiling non-Thumb2 GCC always emits a ".syntax divided"
at the beginning of the inline assembly which makes the
assembler fail. Since GCC 5 there is the -masm-syntax-unified
GCC option which make GCC assume unified syntax asm and hence
emits ".syntax unified" even in ARM mode. However, the option
is broken since GCC version 6 (see GCC PR88648 [1]). Work
around by adding ".syntax unified" as part of the inline
assembly.
[0] https://gcc.gnu.org/onlinedocs/gcc/ARM-Options.html#index-masm-syntax-unified
[1] https://gcc.gnu.org/bugzilla/show_bug.cgi?id=88648
Signed-off-by: Stefan Agner <stefan@agner.ch>
Signed-off-by: Russell King <rmk+kernel@armlinux.org.uk>
158 lines
3.8 KiB
C
158 lines
3.8 KiB
C
/*
|
|
* arch/arm/include/asm/domain.h
|
|
*
|
|
* Copyright (C) 1999 Russell King.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
#ifndef __ASM_PROC_DOMAIN_H
|
|
#define __ASM_PROC_DOMAIN_H
|
|
|
|
#ifndef __ASSEMBLY__
|
|
#include <asm/barrier.h>
|
|
#include <asm/thread_info.h>
|
|
#endif
|
|
|
|
/*
|
|
* Domain numbers
|
|
*
|
|
* DOMAIN_IO - domain 2 includes all IO only
|
|
* DOMAIN_USER - domain 1 includes all user memory only
|
|
* DOMAIN_KERNEL - domain 0 includes all kernel memory only
|
|
*
|
|
* The domain numbering depends on whether we support 36 physical
|
|
* address for I/O or not. Addresses above the 32 bit boundary can
|
|
* only be mapped using supersections and supersections can only
|
|
* be set for domain 0. We could just default to DOMAIN_IO as zero,
|
|
* but there may be systems with supersection support and no 36-bit
|
|
* addressing. In such cases, we want to map system memory with
|
|
* supersections to reduce TLB misses and footprint.
|
|
*
|
|
* 36-bit addressing and supersections are only available on
|
|
* CPUs based on ARMv6+ or the Intel XSC3 core.
|
|
*/
|
|
#ifndef CONFIG_IO_36
|
|
#define DOMAIN_KERNEL 0
|
|
#define DOMAIN_USER 1
|
|
#define DOMAIN_IO 2
|
|
#else
|
|
#define DOMAIN_KERNEL 2
|
|
#define DOMAIN_USER 1
|
|
#define DOMAIN_IO 0
|
|
#endif
|
|
#define DOMAIN_VECTORS 3
|
|
|
|
/*
|
|
* Domain types
|
|
*/
|
|
#define DOMAIN_NOACCESS 0
|
|
#define DOMAIN_CLIENT 1
|
|
#ifdef CONFIG_CPU_USE_DOMAINS
|
|
#define DOMAIN_MANAGER 3
|
|
#else
|
|
#define DOMAIN_MANAGER 1
|
|
#endif
|
|
|
|
#define domain_mask(dom) ((3) << (2 * (dom)))
|
|
#define domain_val(dom,type) ((type) << (2 * (dom)))
|
|
|
|
#ifdef CONFIG_CPU_SW_DOMAIN_PAN
|
|
#define DACR_INIT \
|
|
(domain_val(DOMAIN_USER, DOMAIN_NOACCESS) | \
|
|
domain_val(DOMAIN_KERNEL, DOMAIN_MANAGER) | \
|
|
domain_val(DOMAIN_IO, DOMAIN_CLIENT) | \
|
|
domain_val(DOMAIN_VECTORS, DOMAIN_CLIENT))
|
|
#else
|
|
#define DACR_INIT \
|
|
(domain_val(DOMAIN_USER, DOMAIN_CLIENT) | \
|
|
domain_val(DOMAIN_KERNEL, DOMAIN_MANAGER) | \
|
|
domain_val(DOMAIN_IO, DOMAIN_CLIENT) | \
|
|
domain_val(DOMAIN_VECTORS, DOMAIN_CLIENT))
|
|
#endif
|
|
|
|
#define __DACR_DEFAULT \
|
|
domain_val(DOMAIN_KERNEL, DOMAIN_CLIENT) | \
|
|
domain_val(DOMAIN_IO, DOMAIN_CLIENT) | \
|
|
domain_val(DOMAIN_VECTORS, DOMAIN_CLIENT)
|
|
|
|
#define DACR_UACCESS_DISABLE \
|
|
(__DACR_DEFAULT | domain_val(DOMAIN_USER, DOMAIN_NOACCESS))
|
|
#define DACR_UACCESS_ENABLE \
|
|
(__DACR_DEFAULT | domain_val(DOMAIN_USER, DOMAIN_CLIENT))
|
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
#ifdef CONFIG_CPU_CP15_MMU
|
|
static inline unsigned int get_domain(void)
|
|
{
|
|
unsigned int domain;
|
|
|
|
asm(
|
|
"mrc p15, 0, %0, c3, c0 @ get domain"
|
|
: "=r" (domain)
|
|
: "m" (current_thread_info()->cpu_domain));
|
|
|
|
return domain;
|
|
}
|
|
|
|
static inline void set_domain(unsigned val)
|
|
{
|
|
asm volatile(
|
|
"mcr p15, 0, %0, c3, c0 @ set domain"
|
|
: : "r" (val) : "memory");
|
|
isb();
|
|
}
|
|
#else
|
|
static inline unsigned int get_domain(void)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
static inline void set_domain(unsigned val)
|
|
{
|
|
}
|
|
#endif
|
|
|
|
#ifdef CONFIG_CPU_USE_DOMAINS
|
|
#define modify_domain(dom,type) \
|
|
do { \
|
|
unsigned int domain = get_domain(); \
|
|
domain &= ~domain_mask(dom); \
|
|
domain = domain | domain_val(dom, type); \
|
|
set_domain(domain); \
|
|
} while (0)
|
|
|
|
#else
|
|
static inline void modify_domain(unsigned dom, unsigned type) { }
|
|
#endif
|
|
|
|
/*
|
|
* Generate the T (user) versions of the LDR/STR and related
|
|
* instructions (inline assembly)
|
|
*/
|
|
#ifdef CONFIG_CPU_USE_DOMAINS
|
|
#define TUSER(instr) TUSERCOND(instr, )
|
|
#define TUSERCOND(instr, cond) #instr "t" #cond
|
|
#else
|
|
#define TUSER(instr) TUSERCOND(instr, )
|
|
#define TUSERCOND(instr, cond) #instr #cond
|
|
#endif
|
|
|
|
#else /* __ASSEMBLY__ */
|
|
|
|
/*
|
|
* Generate the T (user) versions of the LDR/STR and related
|
|
* instructions
|
|
*/
|
|
#ifdef CONFIG_CPU_USE_DOMAINS
|
|
#define TUSER(instr) instr ## t
|
|
#else
|
|
#define TUSER(instr) instr
|
|
#endif
|
|
|
|
#endif /* __ASSEMBLY__ */
|
|
|
|
#endif /* !__ASM_PROC_DOMAIN_H */
|