mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-22 11:21:16 +07:00
4730f33f0d
Allwinner A83T soc port controller has 8 ports. It has 3 IRQ banks namely PB, PG, PH. Pinmuxing are different for some pins as compared to sun8i A23 and A33. Signed-off-by: Vishnu Patekar <vishnupatekar0510@gmail.com> Acked-by: Maxime Ripard <maxime.ripard@free-electrons.com> Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
59 lines
1.0 KiB
Plaintext
59 lines
1.0 KiB
Plaintext
if ARCH_SUNXI
|
|
|
|
config PINCTRL_SUNXI_COMMON
|
|
bool
|
|
select PINMUX
|
|
select GENERIC_PINCONF
|
|
|
|
config PINCTRL_SUN4I_A10
|
|
def_bool MACH_SUN4I
|
|
select PINCTRL_SUNXI_COMMON
|
|
|
|
config PINCTRL_SUN5I_A10S
|
|
def_bool MACH_SUN5I
|
|
select PINCTRL_SUNXI_COMMON
|
|
|
|
config PINCTRL_SUN5I_A13
|
|
def_bool MACH_SUN5I
|
|
select PINCTRL_SUNXI_COMMON
|
|
|
|
config PINCTRL_SUN6I_A31
|
|
def_bool MACH_SUN6I
|
|
select PINCTRL_SUNXI_COMMON
|
|
|
|
config PINCTRL_SUN6I_A31S
|
|
def_bool MACH_SUN6I
|
|
select PINCTRL_SUNXI_COMMON
|
|
|
|
config PINCTRL_SUN6I_A31_R
|
|
def_bool MACH_SUN6I
|
|
depends on RESET_CONTROLLER
|
|
select PINCTRL_SUNXI_COMMON
|
|
|
|
config PINCTRL_SUN7I_A20
|
|
def_bool MACH_SUN7I
|
|
select PINCTRL_SUNXI_COMMON
|
|
|
|
config PINCTRL_SUN8I_A23
|
|
def_bool MACH_SUN8I
|
|
select PINCTRL_SUNXI_COMMON
|
|
|
|
config PINCTRL_SUN8I_A33
|
|
def_bool MACH_SUN8I
|
|
select PINCTRL_SUNXI_COMMON
|
|
|
|
config PINCTRL_SUN8I_A83T
|
|
def_bool MACH_SUN8I
|
|
select PINCTRL_SUNXI_COMMON
|
|
|
|
config PINCTRL_SUN8I_A23_R
|
|
def_bool MACH_SUN8I
|
|
depends on RESET_CONTROLLER
|
|
select PINCTRL_SUNXI_COMMON
|
|
|
|
config PINCTRL_SUN9I_A80
|
|
def_bool MACH_SUN9I
|
|
select PINCTRL_SUNXI_COMMON
|
|
|
|
endif
|