mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-26 11:45:13 +07:00
1a59d1b8e0
Based on 1 normalized pattern(s): this program is free software you can redistribute it and or modify it under the terms of the gnu general public license as published by the free software foundation either version 2 of the license or at your option any later version this program is distributed in the hope that it will be useful but without any warranty without even the implied warranty of merchantability or fitness for a particular purpose see the gnu general public license for more details you should have received a copy of the gnu general public license along with this program if not write to the free software foundation inc 59 temple place suite 330 boston ma 02111 1307 usa extracted by the scancode license scanner the SPDX license identifier GPL-2.0-or-later has been chosen to replace the boilerplate/reference in 1334 file(s). Signed-off-by: Thomas Gleixner <tglx@linutronix.de> Reviewed-by: Allison Randal <allison@lohutok.net> Reviewed-by: Richard Fontana <rfontana@redhat.com> Cc: linux-spdx@vger.kernel.org Link: https://lkml.kernel.org/r/20190527070033.113240726@linutronix.de Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
43 lines
1.1 KiB
C
43 lines
1.1 KiB
C
/* SPDX-License-Identifier: GPL-2.0-or-later */
|
|
/*
|
|
* Copyright 2012 Pavel Machek <pavel@denx.de>
|
|
* Copyright (C) 2012-2015 Altera Corporation
|
|
*/
|
|
|
|
#ifndef __MACH_CORE_H
|
|
#define __MACH_CORE_H
|
|
|
|
#define SOCFPGA_RSTMGR_CTRL 0x04
|
|
#define SOCFPGA_RSTMGR_MODMPURST 0x10
|
|
#define SOCFPGA_RSTMGR_MODPERRST 0x14
|
|
#define SOCFPGA_RSTMGR_BRGMODRST 0x1c
|
|
|
|
#define SOCFPGA_A10_RSTMGR_CTRL 0xC
|
|
#define SOCFPGA_A10_RSTMGR_MODMPURST 0x20
|
|
|
|
/* System Manager bits */
|
|
#define RSTMGR_CTRL_SWCOLDRSTREQ 0x1 /* Cold Reset */
|
|
#define RSTMGR_CTRL_SWWARMRSTREQ 0x2 /* Warm Reset */
|
|
|
|
#define RSTMGR_MPUMODRST_CPU1 0x2 /* CPU1 Reset */
|
|
|
|
void socfpga_init_l2_ecc(void);
|
|
void socfpga_init_ocram_ecc(void);
|
|
void socfpga_init_arria10_l2_ecc(void);
|
|
void socfpga_init_arria10_ocram_ecc(void);
|
|
|
|
extern void __iomem *sys_manager_base_addr;
|
|
extern void __iomem *rst_manager_base_addr;
|
|
extern void __iomem *sdr_ctl_base_addr;
|
|
|
|
u32 socfpga_sdram_self_refresh(u32 sdr_base);
|
|
extern unsigned int socfpga_sdram_self_refresh_sz;
|
|
|
|
extern char secondary_trampoline, secondary_trampoline_end;
|
|
|
|
extern unsigned long socfpga_cpu1start_addr;
|
|
|
|
#define SOCFPGA_SCU_VIRT_BASE 0xfee00000
|
|
|
|
#endif
|