mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-22 19:22:28 +07:00
18c6b74e7c
In previous gfx9 parts, S_BARRIER shader instructions are implicitly S_WAITCNT 0 instructions as well. This setting turns off that mechanism in Arcturus and beyond. With this, shaders must follow the ISA guide insofar as putting in explicit S_WAITCNT operations even after an S_BARRIER. v2: Fix patch title to list component Signed-off-by: Joseph Greathouse <Joseph.Greathouse@amd.com> Reviewed-by: Felix Kuehling <Felix.Kuehling@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com> |
||
---|---|---|
.. | ||
asic_reg | ||
ivsrcid | ||
amd_acpi.h | ||
amd_pcie_helpers.h | ||
amd_pcie.h | ||
amd_shared.h | ||
arct_ip_offset.h | ||
atom-bits.h | ||
atom-names.h | ||
atom-types.h | ||
atombios.h | ||
atomfirmware.h | ||
atomfirmwareid.h | ||
cgs_common.h | ||
cik_structs.h | ||
discovery.h | ||
displayobject.h | ||
dm_pp_interface.h | ||
kgd_kfd_interface.h | ||
kgd_pp_interface.h | ||
navi10_enum.h | ||
navi10_ip_offset.h | ||
navi12_ip_offset.h | ||
navi14_ip_offset.h | ||
pptable.h | ||
renoir_ip_offset.h | ||
soc15_hw_ip.h | ||
soc15_ih_clientid.h | ||
v9_structs.h | ||
v10_structs.h | ||
vega10_enum.h | ||
vega10_ip_offset.h | ||
vega20_ip_offset.h | ||
vi_structs.h |