mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-21 09:24:37 +07:00
9dfbff16b4
Commit ba0d7ed391 "ARM: dts: enable ahci sata and sata phy for
exynos5250" added a new binding document for the sata phy device,
and changed the sata controller binding. However, in both cases
significant aspects of the binding remained undocumented.
This attempts to reconstruct the actual binding from the usage.
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
Cc: Yuvaraj Kumar C D <yuvaraj.cd@samsung.com>
Cc: Kishon Vijay Abraham I <kishon@ti.com>
Cc: Kukjin Kim <kgene.kim@samsung.com>
31 lines
945 B
Plaintext
31 lines
945 B
Plaintext
* Samsung AHCI SATA Controller
|
|
|
|
SATA nodes are defined to describe on-chip Serial ATA controllers.
|
|
Each SATA controller should have its own node.
|
|
|
|
Required properties:
|
|
- compatible : compatible list, contains "samsung,exynos5-sata"
|
|
- interrupts : <interrupt mapping for SATA IRQ>
|
|
- reg : <registers mapping>
|
|
- samsung,sata-freq : <frequency in MHz>
|
|
- phys : Must contain exactly one entry as specified
|
|
in phy-bindings.txt
|
|
- phy-names : Must be "sata-phy"
|
|
|
|
Optional properties:
|
|
- clocks : Must contain an entry for each entry in clock-names.
|
|
- clock-names : Shall be "sata" for the external SATA bus clock,
|
|
and "sclk_sata" for the internal controller clock.
|
|
|
|
Example:
|
|
sata@122f0000 {
|
|
compatible = "snps,dwc-ahci";
|
|
samsung,sata-freq = <66>;
|
|
reg = <0x122f0000 0x1ff>;
|
|
interrupts = <0 115 0>;
|
|
clocks = <&clock 277>, <&clock 143>;
|
|
clock-names = "sata", "sclk_sata";
|
|
phys = <&sata_phy>;
|
|
phy-names = "sata-phy";
|
|
};
|