mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-20 11:47:44 +07:00
2b2dbc2f94
Add CVB tables with different chip characterization, so that we can generate the customize OPP table that suitable for different chips with different SKUs. The parameter 'tune_high_min_millivolts' is first time introduced in this patch, which didn't use in the DFLL driver for clock and voltage tuning before. It will be used later when DFLL in high voltage range. Signed-off-by: Joseph Lo <josephl@nvidia.com> Acked-by: Jon Hunter <jonathanh@nvidia.com> Acked-by: Stephen Boyd <sboyd@kernel.org> Signed-off-by: Thierry Reding <treding@nvidia.com>
70 lines
1.5 KiB
C
70 lines
1.5 KiB
C
/*
|
|
* Utility functions for parsing Tegra CVB voltage tables
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope that it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*
|
|
*/
|
|
|
|
#ifndef __DRIVERS_CLK_TEGRA_CVB_H
|
|
#define __DRIVERS_CLK_TEGRA_CVB_H
|
|
|
|
#include <linux/types.h>
|
|
|
|
struct device;
|
|
|
|
#define MAX_DVFS_FREQS 40
|
|
|
|
struct rail_alignment {
|
|
int offset_uv;
|
|
int step_uv;
|
|
};
|
|
|
|
struct cvb_coefficients {
|
|
int c0;
|
|
int c1;
|
|
int c2;
|
|
};
|
|
|
|
struct cvb_table_freq_entry {
|
|
unsigned long freq;
|
|
struct cvb_coefficients coefficients;
|
|
};
|
|
|
|
struct cvb_cpu_dfll_data {
|
|
u32 tune0_low;
|
|
u32 tune0_high;
|
|
u32 tune1;
|
|
unsigned int tune_high_min_millivolts;
|
|
};
|
|
|
|
struct cvb_table {
|
|
int speedo_id;
|
|
int process_id;
|
|
|
|
int min_millivolts;
|
|
int max_millivolts;
|
|
|
|
int speedo_scale;
|
|
int voltage_scale;
|
|
struct cvb_table_freq_entry entries[MAX_DVFS_FREQS];
|
|
struct cvb_cpu_dfll_data cpu_dfll_data;
|
|
};
|
|
|
|
const struct cvb_table *
|
|
tegra_cvb_add_opp_table(struct device *dev, const struct cvb_table *cvb_tables,
|
|
size_t count, struct rail_alignment *align,
|
|
int process_id, int speedo_id, int speedo_value,
|
|
unsigned long max_freq);
|
|
void tegra_cvb_remove_opp_table(struct device *dev,
|
|
const struct cvb_table *table,
|
|
unsigned long max_freq);
|
|
|
|
#endif
|