mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-24 02:18:18 +07:00
bcb24f6577
The current default for async hw receive queues is 1, which presents issues under heavy load as number of queues influence the available async receive buffer limits. Raise the default to the either the current hw limit (16) or the number of hw qs configured (io channel value). Revise the attribute definition for mrq to better reflect what we do for hw queues. E.g. 0 means default to optimal (# of cpus), non-zero specifies a specific limit. Before this change, mrq=0 meant target mode was disabled. As 0 now has a different meaning, rework the if tests to use the better nvmet_support check. Signed-off-by: Dick Kennedy <dick.kennedy@broadcom.com> Signed-off-by: James Smart <james.smart@broadcom.com> Reviewed-by: Hannes Reinecke <hare@suse.com> Signed-off-by: Martin K. Petersen <martin.petersen@oracle.com>
145 lines
4.7 KiB
C
145 lines
4.7 KiB
C
/*******************************************************************
|
|
* This file is part of the Emulex Linux Device Driver for *
|
|
* Fibre Channel Host Bus Adapters. *
|
|
* Copyright (C) 2017 Broadcom. All Rights Reserved. The term *
|
|
* “Broadcom” refers to Broadcom Limited and/or its subsidiaries. *
|
|
* Copyright (C) 2004-2016 Emulex. All rights reserved. *
|
|
* EMULEX and SLI are trademarks of Emulex. *
|
|
* www.broadcom.com *
|
|
* Portions Copyright (C) 2004-2005 Christoph Hellwig *
|
|
* *
|
|
* This program is free software; you can redistribute it and/or *
|
|
* modify it under the terms of version 2 of the GNU General *
|
|
* Public License as published by the Free Software Foundation. *
|
|
* This program is distributed in the hope that it will be useful. *
|
|
* ALL EXPRESS OR IMPLIED CONDITIONS, REPRESENTATIONS AND *
|
|
* WARRANTIES, INCLUDING ANY IMPLIED WARRANTY OF MERCHANTABILITY, *
|
|
* FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT, ARE *
|
|
* DISCLAIMED, EXCEPT TO THE EXTENT THAT SUCH DISCLAIMERS ARE HELD *
|
|
* TO BE LEGALLY INVALID. See the GNU General Public License for *
|
|
* more details, a copy of which can be found in the file COPYING *
|
|
* included with this package. *
|
|
********************************************************************/
|
|
|
|
#define LPFC_NVMET_DEFAULT_SEGS (64 + 1) /* 256K IOs */
|
|
#define LPFC_NVMET_RQE_DEF_COUNT 512
|
|
#define LPFC_NVMET_SUCCESS_LEN 12
|
|
|
|
#define LPFC_NVMET_MRQ_OFF 0xffff
|
|
#define LPFC_NVMET_MRQ_AUTO 0
|
|
#define LPFC_NVMET_MRQ_MAX 16
|
|
|
|
/* Used for NVME Target */
|
|
struct lpfc_nvmet_tgtport {
|
|
struct lpfc_hba *phba;
|
|
struct completion tport_unreg_done;
|
|
|
|
/* Stats counters - lpfc_nvmet_unsol_ls_buffer */
|
|
atomic_t rcv_ls_req_in;
|
|
atomic_t rcv_ls_req_out;
|
|
atomic_t rcv_ls_req_drop;
|
|
atomic_t xmt_ls_abort;
|
|
atomic_t xmt_ls_abort_cmpl;
|
|
|
|
/* Stats counters - lpfc_nvmet_xmt_ls_rsp */
|
|
atomic_t xmt_ls_rsp;
|
|
atomic_t xmt_ls_drop;
|
|
|
|
/* Stats counters - lpfc_nvmet_xmt_ls_rsp_cmp */
|
|
atomic_t xmt_ls_rsp_error;
|
|
atomic_t xmt_ls_rsp_cmpl;
|
|
|
|
/* Stats counters - lpfc_nvmet_unsol_fcp_buffer */
|
|
atomic_t rcv_fcp_cmd_in;
|
|
atomic_t rcv_fcp_cmd_out;
|
|
atomic_t rcv_fcp_cmd_drop;
|
|
atomic_t rcv_fcp_cmd_defer;
|
|
atomic_t xmt_fcp_release;
|
|
|
|
/* Stats counters - lpfc_nvmet_xmt_fcp_op */
|
|
atomic_t xmt_fcp_drop;
|
|
atomic_t xmt_fcp_read_rsp;
|
|
atomic_t xmt_fcp_read;
|
|
atomic_t xmt_fcp_write;
|
|
atomic_t xmt_fcp_rsp;
|
|
|
|
/* Stats counters - lpfc_nvmet_xmt_fcp_op_cmp */
|
|
atomic_t xmt_fcp_rsp_cmpl;
|
|
atomic_t xmt_fcp_rsp_error;
|
|
atomic_t xmt_fcp_rsp_drop;
|
|
|
|
|
|
/* Stats counters - lpfc_nvmet_xmt_fcp_abort */
|
|
atomic_t xmt_fcp_abort;
|
|
atomic_t xmt_fcp_abort_cmpl;
|
|
atomic_t xmt_abort_sol;
|
|
atomic_t xmt_abort_unsol;
|
|
atomic_t xmt_abort_rsp;
|
|
atomic_t xmt_abort_rsp_error;
|
|
};
|
|
|
|
struct lpfc_nvmet_ctx_info {
|
|
struct list_head nvmet_ctx_list;
|
|
spinlock_t nvmet_ctx_list_lock; /* lock per CPU */
|
|
struct lpfc_nvmet_ctx_info *nvmet_ctx_next_cpu;
|
|
struct lpfc_nvmet_ctx_info *nvmet_ctx_start_cpu;
|
|
uint16_t nvmet_ctx_list_cnt;
|
|
char pad[16]; /* pad to a cache-line */
|
|
};
|
|
|
|
/* This retrieves the context info associated with the specified cpu / mrq */
|
|
#define lpfc_get_ctx_list(phba, cpu, mrq) \
|
|
(phba->sli4_hba.nvmet_ctx_info + ((cpu * phba->cfg_nvmet_mrq) + mrq))
|
|
|
|
struct lpfc_nvmet_rcv_ctx {
|
|
union {
|
|
struct nvmefc_tgt_ls_req ls_req;
|
|
struct nvmefc_tgt_fcp_req fcp_req;
|
|
} ctx;
|
|
struct list_head list;
|
|
struct lpfc_hba *phba;
|
|
struct lpfc_iocbq *wqeq;
|
|
struct lpfc_iocbq *abort_wqeq;
|
|
dma_addr_t txrdy_phys;
|
|
spinlock_t ctxlock; /* protect flag access */
|
|
uint32_t *txrdy;
|
|
uint32_t sid;
|
|
uint32_t offset;
|
|
uint16_t oxid;
|
|
uint16_t size;
|
|
uint16_t entry_cnt;
|
|
uint16_t cpu;
|
|
uint16_t idx;
|
|
uint16_t state;
|
|
/* States */
|
|
#define LPFC_NVMET_STE_LS_RCV 1
|
|
#define LPFC_NVMET_STE_LS_ABORT 2
|
|
#define LPFC_NVMET_STE_LS_RSP 3
|
|
#define LPFC_NVMET_STE_RCV 4
|
|
#define LPFC_NVMET_STE_DATA 5
|
|
#define LPFC_NVMET_STE_ABORT 6
|
|
#define LPFC_NVMET_STE_DONE 7
|
|
#define LPFC_NVMET_STE_FREE 0xff
|
|
uint16_t flag;
|
|
#define LPFC_NVMET_IO_INP 0x1 /* IO is in progress on exchange */
|
|
#define LPFC_NVMET_ABORT_OP 0x2 /* Abort WQE issued on exchange */
|
|
#define LPFC_NVMET_XBUSY 0x4 /* XB bit set on IO cmpl */
|
|
#define LPFC_NVMET_CTX_RLS 0x8 /* ctx free requested */
|
|
#define LPFC_NVMET_ABTS_RCV 0x10 /* ABTS received on exchange */
|
|
struct rqb_dmabuf *rqb_buffer;
|
|
struct lpfc_nvmet_ctxbuf *ctxbuf;
|
|
|
|
#ifdef CONFIG_SCSI_LPFC_DEBUG_FS
|
|
uint64_t ts_isr_cmd;
|
|
uint64_t ts_cmd_nvme;
|
|
uint64_t ts_nvme_data;
|
|
uint64_t ts_data_wqput;
|
|
uint64_t ts_isr_data;
|
|
uint64_t ts_data_nvme;
|
|
uint64_t ts_nvme_status;
|
|
uint64_t ts_status_wqput;
|
|
uint64_t ts_isr_status;
|
|
uint64_t ts_status_nvme;
|
|
#endif
|
|
};
|