mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-27 01:55:16 +07:00
3fa36a7df9
add apply_clock_adjust_rules to support sys interface for SMU11. Signed-off-by: Chengming Gui <Jack.Gui@amd.com> Reviewed-by: Huang Rui <ray.huang@amd.com> Acked-by: Alex Deucher <alexander.deucher@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
1595 lines
56 KiB
C
1595 lines
56 KiB
C
/*
|
|
* Copyright 2019 Advanced Micro Devices, Inc.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
|
|
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
|
|
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
|
* OTHER DEALINGS IN THE SOFTWARE.
|
|
*
|
|
*/
|
|
|
|
#include "pp_debug.h"
|
|
#include <linux/firmware.h>
|
|
#include "amdgpu.h"
|
|
#include "amdgpu_smu.h"
|
|
#include "atomfirmware.h"
|
|
#include "amdgpu_atomfirmware.h"
|
|
#include "smu_v11_0.h"
|
|
#include "smu11_driver_if.h"
|
|
#include "soc15_common.h"
|
|
#include "atom.h"
|
|
#include "power_state.h"
|
|
#include "vega20_ppt.h"
|
|
#include "vega20_pptable.h"
|
|
#include "vega20_ppsmc.h"
|
|
|
|
#define MSG_MAP(msg, index) \
|
|
[SMU_MSG_##msg] = index
|
|
|
|
static int vega20_message_map[SMU_MSG_MAX_COUNT] = {
|
|
MSG_MAP(TestMessage, PPSMC_MSG_TestMessage),
|
|
MSG_MAP(GetSmuVersion, PPSMC_MSG_GetSmuVersion),
|
|
MSG_MAP(GetDriverIfVersion, PPSMC_MSG_GetDriverIfVersion),
|
|
MSG_MAP(SetAllowedFeaturesMaskLow, PPSMC_MSG_SetAllowedFeaturesMaskLow),
|
|
MSG_MAP(SetAllowedFeaturesMaskHigh, PPSMC_MSG_SetAllowedFeaturesMaskHigh),
|
|
MSG_MAP(EnableAllSmuFeatures, PPSMC_MSG_EnableAllSmuFeatures),
|
|
MSG_MAP(DisableAllSmuFeatures, PPSMC_MSG_DisableAllSmuFeatures),
|
|
MSG_MAP(EnableSmuFeaturesLow, PPSMC_MSG_EnableSmuFeaturesLow),
|
|
MSG_MAP(EnableSmuFeaturesHigh, PPSMC_MSG_EnableSmuFeaturesHigh),
|
|
MSG_MAP(DisableSmuFeaturesLow, PPSMC_MSG_DisableSmuFeaturesLow),
|
|
MSG_MAP(DisableSmuFeaturesHigh, PPSMC_MSG_DisableSmuFeaturesHigh),
|
|
MSG_MAP(GetEnabledSmuFeaturesLow, PPSMC_MSG_GetEnabledSmuFeaturesLow),
|
|
MSG_MAP(GetEnabledSmuFeaturesHigh, PPSMC_MSG_GetEnabledSmuFeaturesHigh),
|
|
MSG_MAP(SetWorkloadMask, PPSMC_MSG_SetWorkloadMask),
|
|
MSG_MAP(SetPptLimit, PPSMC_MSG_SetPptLimit),
|
|
MSG_MAP(SetDriverDramAddrHigh, PPSMC_MSG_SetDriverDramAddrHigh),
|
|
MSG_MAP(SetDriverDramAddrLow, PPSMC_MSG_SetDriverDramAddrLow),
|
|
MSG_MAP(SetToolsDramAddrHigh, PPSMC_MSG_SetToolsDramAddrHigh),
|
|
MSG_MAP(SetToolsDramAddrLow, PPSMC_MSG_SetToolsDramAddrLow),
|
|
MSG_MAP(TransferTableSmu2Dram, PPSMC_MSG_TransferTableSmu2Dram),
|
|
MSG_MAP(TransferTableDram2Smu, PPSMC_MSG_TransferTableDram2Smu),
|
|
MSG_MAP(UseDefaultPPTable, PPSMC_MSG_UseDefaultPPTable),
|
|
MSG_MAP(UseBackupPPTable, PPSMC_MSG_UseBackupPPTable),
|
|
MSG_MAP(RunBtc, PPSMC_MSG_RunBtc),
|
|
MSG_MAP(RequestI2CBus, PPSMC_MSG_RequestI2CBus),
|
|
MSG_MAP(ReleaseI2CBus, PPSMC_MSG_ReleaseI2CBus),
|
|
MSG_MAP(SetFloorSocVoltage, PPSMC_MSG_SetFloorSocVoltage),
|
|
MSG_MAP(SoftReset, PPSMC_MSG_SoftReset),
|
|
MSG_MAP(StartBacoMonitor, PPSMC_MSG_StartBacoMonitor),
|
|
MSG_MAP(CancelBacoMonitor, PPSMC_MSG_CancelBacoMonitor),
|
|
MSG_MAP(EnterBaco, PPSMC_MSG_EnterBaco),
|
|
MSG_MAP(SetSoftMinByFreq, PPSMC_MSG_SetSoftMinByFreq),
|
|
MSG_MAP(SetSoftMaxByFreq, PPSMC_MSG_SetSoftMaxByFreq),
|
|
MSG_MAP(SetHardMinByFreq, PPSMC_MSG_SetHardMinByFreq),
|
|
MSG_MAP(SetHardMaxByFreq, PPSMC_MSG_SetHardMaxByFreq),
|
|
MSG_MAP(GetMinDpmFreq, PPSMC_MSG_GetMinDpmFreq),
|
|
MSG_MAP(GetMaxDpmFreq, PPSMC_MSG_GetMaxDpmFreq),
|
|
MSG_MAP(GetDpmFreqByIndex, PPSMC_MSG_GetDpmFreqByIndex),
|
|
MSG_MAP(GetDpmClockFreq, PPSMC_MSG_GetDpmClockFreq),
|
|
MSG_MAP(GetSsVoltageByDpm, PPSMC_MSG_GetSsVoltageByDpm),
|
|
MSG_MAP(SetMemoryChannelConfig, PPSMC_MSG_SetMemoryChannelConfig),
|
|
MSG_MAP(SetGeminiMode, PPSMC_MSG_SetGeminiMode),
|
|
MSG_MAP(SetGeminiApertureHigh, PPSMC_MSG_SetGeminiApertureHigh),
|
|
MSG_MAP(SetGeminiApertureLow, PPSMC_MSG_SetGeminiApertureLow),
|
|
MSG_MAP(SetMinLinkDpmByIndex, PPSMC_MSG_SetMinLinkDpmByIndex),
|
|
MSG_MAP(OverridePcieParameters, PPSMC_MSG_OverridePcieParameters),
|
|
MSG_MAP(OverDriveSetPercentage, PPSMC_MSG_OverDriveSetPercentage),
|
|
MSG_MAP(SetMinDeepSleepDcefclk, PPSMC_MSG_SetMinDeepSleepDcefclk),
|
|
MSG_MAP(ReenableAcDcInterrupt, PPSMC_MSG_ReenableAcDcInterrupt),
|
|
MSG_MAP(NotifyPowerSource, PPSMC_MSG_NotifyPowerSource),
|
|
MSG_MAP(SetUclkFastSwitch, PPSMC_MSG_SetUclkFastSwitch),
|
|
MSG_MAP(SetUclkDownHyst, PPSMC_MSG_SetUclkDownHyst),
|
|
MSG_MAP(GetCurrentRpm, PPSMC_MSG_GetCurrentRpm),
|
|
MSG_MAP(SetVideoFps, PPSMC_MSG_SetVideoFps),
|
|
MSG_MAP(SetTjMax, PPSMC_MSG_SetTjMax),
|
|
MSG_MAP(SetFanTemperatureTarget, PPSMC_MSG_SetFanTemperatureTarget),
|
|
MSG_MAP(PrepareMp1ForUnload, PPSMC_MSG_PrepareMp1ForUnload),
|
|
MSG_MAP(DramLogSetDramAddrHigh, PPSMC_MSG_DramLogSetDramAddrHigh),
|
|
MSG_MAP(DramLogSetDramAddrLow, PPSMC_MSG_DramLogSetDramAddrLow),
|
|
MSG_MAP(DramLogSetDramSize, PPSMC_MSG_DramLogSetDramSize),
|
|
MSG_MAP(SetFanMaxRpm, PPSMC_MSG_SetFanMaxRpm),
|
|
MSG_MAP(SetFanMinPwm, PPSMC_MSG_SetFanMinPwm),
|
|
MSG_MAP(ConfigureGfxDidt, PPSMC_MSG_ConfigureGfxDidt),
|
|
MSG_MAP(NumOfDisplays, PPSMC_MSG_NumOfDisplays),
|
|
MSG_MAP(RemoveMargins, PPSMC_MSG_RemoveMargins),
|
|
MSG_MAP(ReadSerialNumTop32, PPSMC_MSG_ReadSerialNumTop32),
|
|
MSG_MAP(ReadSerialNumBottom32, PPSMC_MSG_ReadSerialNumBottom32),
|
|
MSG_MAP(SetSystemVirtualDramAddrHigh, PPSMC_MSG_SetSystemVirtualDramAddrHigh),
|
|
MSG_MAP(SetSystemVirtualDramAddrLow, PPSMC_MSG_SetSystemVirtualDramAddrLow),
|
|
MSG_MAP(WaflTest, PPSMC_MSG_WaflTest),
|
|
MSG_MAP(SetFclkGfxClkRatio, PPSMC_MSG_SetFclkGfxClkRatio),
|
|
MSG_MAP(AllowGfxOff, PPSMC_MSG_AllowGfxOff),
|
|
MSG_MAP(DisallowGfxOff, PPSMC_MSG_DisallowGfxOff),
|
|
MSG_MAP(GetPptLimit, PPSMC_MSG_GetPptLimit),
|
|
MSG_MAP(GetDcModeMaxDpmFreq, PPSMC_MSG_GetDcModeMaxDpmFreq),
|
|
MSG_MAP(GetDebugData, PPSMC_MSG_GetDebugData),
|
|
MSG_MAP(SetXgmiMode, PPSMC_MSG_SetXgmiMode),
|
|
MSG_MAP(RunAfllBtc, PPSMC_MSG_RunAfllBtc),
|
|
MSG_MAP(ExitBaco, PPSMC_MSG_ExitBaco),
|
|
MSG_MAP(PrepareMp1ForReset, PPSMC_MSG_PrepareMp1ForReset),
|
|
MSG_MAP(PrepareMp1ForShutdown, PPSMC_MSG_PrepareMp1ForShutdown),
|
|
MSG_MAP(SetMGpuFanBoostLimitRpm, PPSMC_MSG_SetMGpuFanBoostLimitRpm),
|
|
MSG_MAP(GetAVFSVoltageByDpm, PPSMC_MSG_GetAVFSVoltageByDpm),
|
|
};
|
|
|
|
static int vega20_get_smu_msg_index(struct smu_context *smc, uint32_t index)
|
|
{
|
|
if (index > SMU_MSG_MAX_COUNT || index > PPSMC_Message_Count)
|
|
return -EINVAL;
|
|
return vega20_message_map[index];
|
|
|
|
}
|
|
|
|
static int vega20_allocate_dpm_context(struct smu_context *smu)
|
|
{
|
|
struct smu_dpm_context *smu_dpm = &smu->smu_dpm;
|
|
|
|
if (smu_dpm->dpm_context)
|
|
return -EINVAL;
|
|
|
|
smu_dpm->dpm_context = kzalloc(sizeof(struct vega20_dpm_table),
|
|
GFP_KERNEL);
|
|
if (!smu_dpm->dpm_context)
|
|
return -ENOMEM;
|
|
|
|
if (smu_dpm->golden_dpm_context)
|
|
return -EINVAL;
|
|
|
|
smu_dpm->golden_dpm_context = kzalloc(sizeof(struct vega20_dpm_table),
|
|
GFP_KERNEL);
|
|
if (!smu_dpm->golden_dpm_context)
|
|
return -ENOMEM;
|
|
|
|
smu_dpm->dpm_context_size = sizeof(struct vega20_dpm_table);
|
|
|
|
smu_dpm->dpm_current_power_state = kzalloc(sizeof(struct smu_power_state),
|
|
GFP_KERNEL);
|
|
if (!smu_dpm->dpm_current_power_state)
|
|
return -ENOMEM;
|
|
|
|
smu_dpm->dpm_request_power_state = kzalloc(sizeof(struct smu_power_state),
|
|
GFP_KERNEL);
|
|
if (!smu_dpm->dpm_request_power_state)
|
|
return -ENOMEM;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int vega20_setup_od8_information(struct smu_context *smu)
|
|
{
|
|
ATOM_Vega20_POWERPLAYTABLE *powerplay_table = NULL;
|
|
struct smu_table_context *table_context = &smu->smu_table;
|
|
|
|
uint32_t od_feature_count, od_feature_array_size,
|
|
od_setting_count, od_setting_array_size;
|
|
|
|
if (!table_context->power_play_table)
|
|
return -EINVAL;
|
|
|
|
powerplay_table = table_context->power_play_table;
|
|
|
|
if (powerplay_table->OverDrive8Table.ucODTableRevision == 1) {
|
|
/* Setup correct ODFeatureCount, and store ODFeatureArray from
|
|
* powerplay table to od_feature_capabilities */
|
|
od_feature_count =
|
|
(le32_to_cpu(powerplay_table->OverDrive8Table.ODFeatureCount) >
|
|
ATOM_VEGA20_ODFEATURE_COUNT) ?
|
|
ATOM_VEGA20_ODFEATURE_COUNT :
|
|
le32_to_cpu(powerplay_table->OverDrive8Table.ODFeatureCount);
|
|
|
|
od_feature_array_size = sizeof(uint8_t) * od_feature_count;
|
|
|
|
if (table_context->od_feature_capabilities)
|
|
return -EINVAL;
|
|
|
|
table_context->od_feature_capabilities = kzalloc(od_feature_array_size, GFP_KERNEL);
|
|
if (!table_context->od_feature_capabilities)
|
|
return -ENOMEM;
|
|
|
|
memcpy(table_context->od_feature_capabilities,
|
|
&powerplay_table->OverDrive8Table.ODFeatureCapabilities,
|
|
od_feature_array_size);
|
|
|
|
/* Setup correct ODSettingCount, and store ODSettingArray from
|
|
* powerplay table to od_settings_max and od_setting_min */
|
|
od_setting_count =
|
|
(le32_to_cpu(powerplay_table->OverDrive8Table.ODSettingCount) >
|
|
ATOM_VEGA20_ODSETTING_COUNT) ?
|
|
ATOM_VEGA20_ODSETTING_COUNT :
|
|
le32_to_cpu(powerplay_table->OverDrive8Table.ODSettingCount);
|
|
|
|
od_setting_array_size = sizeof(uint32_t) * od_setting_count;
|
|
|
|
if (table_context->od_settings_max)
|
|
return -EINVAL;
|
|
|
|
table_context->od_settings_max = kzalloc(od_setting_array_size, GFP_KERNEL);
|
|
|
|
if (!table_context->od_settings_max) {
|
|
kfree(table_context->od_feature_capabilities);
|
|
table_context->od_feature_capabilities = NULL;
|
|
return -ENOMEM;
|
|
}
|
|
|
|
memcpy(table_context->od_settings_max,
|
|
&powerplay_table->OverDrive8Table.ODSettingsMax,
|
|
od_setting_array_size);
|
|
|
|
if (table_context->od_settings_min)
|
|
return -EINVAL;
|
|
|
|
table_context->od_settings_min = kzalloc(od_setting_array_size, GFP_KERNEL);
|
|
|
|
if (!table_context->od_settings_min) {
|
|
kfree(table_context->od_feature_capabilities);
|
|
table_context->od_feature_capabilities = NULL;
|
|
kfree(table_context->od_settings_max);
|
|
table_context->od_settings_max = NULL;
|
|
return -ENOMEM;
|
|
}
|
|
|
|
memcpy(table_context->od_settings_min,
|
|
&powerplay_table->OverDrive8Table.ODSettingsMin,
|
|
od_setting_array_size);
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int vega20_store_powerplay_table(struct smu_context *smu)
|
|
{
|
|
ATOM_Vega20_POWERPLAYTABLE *powerplay_table = NULL;
|
|
struct smu_table_context *table_context = &smu->smu_table;
|
|
int ret;
|
|
|
|
if (!table_context->power_play_table)
|
|
return -EINVAL;
|
|
|
|
powerplay_table = table_context->power_play_table;
|
|
|
|
memcpy(table_context->driver_pptable, &powerplay_table->smcPPTable,
|
|
sizeof(PPTable_t));
|
|
|
|
table_context->software_shutdown_temp = powerplay_table->usSoftwareShutdownTemp;
|
|
table_context->thermal_controller_type = powerplay_table->ucThermalControllerType;
|
|
|
|
ret = vega20_setup_od8_information(smu);
|
|
|
|
return ret;
|
|
}
|
|
|
|
static int vega20_append_powerplay_table(struct smu_context *smu)
|
|
{
|
|
struct smu_table_context *table_context = &smu->smu_table;
|
|
PPTable_t *smc_pptable = table_context->driver_pptable;
|
|
struct atom_smc_dpm_info_v4_4 *smc_dpm_table;
|
|
int index, i, ret;
|
|
|
|
index = get_index_into_master_table(atom_master_list_of_data_tables_v2_1,
|
|
smc_dpm_info);
|
|
|
|
ret = smu_get_atom_data_table(smu, index, NULL, NULL, NULL,
|
|
(uint8_t **)&smc_dpm_table);
|
|
if (ret)
|
|
return ret;
|
|
|
|
smc_pptable->MaxVoltageStepGfx = smc_dpm_table->maxvoltagestepgfx;
|
|
smc_pptable->MaxVoltageStepSoc = smc_dpm_table->maxvoltagestepsoc;
|
|
|
|
smc_pptable->VddGfxVrMapping = smc_dpm_table->vddgfxvrmapping;
|
|
smc_pptable->VddSocVrMapping = smc_dpm_table->vddsocvrmapping;
|
|
smc_pptable->VddMem0VrMapping = smc_dpm_table->vddmem0vrmapping;
|
|
smc_pptable->VddMem1VrMapping = smc_dpm_table->vddmem1vrmapping;
|
|
|
|
smc_pptable->GfxUlvPhaseSheddingMask = smc_dpm_table->gfxulvphasesheddingmask;
|
|
smc_pptable->SocUlvPhaseSheddingMask = smc_dpm_table->soculvphasesheddingmask;
|
|
smc_pptable->ExternalSensorPresent = smc_dpm_table->externalsensorpresent;
|
|
|
|
smc_pptable->GfxMaxCurrent = smc_dpm_table->gfxmaxcurrent;
|
|
smc_pptable->GfxOffset = smc_dpm_table->gfxoffset;
|
|
smc_pptable->Padding_TelemetryGfx = smc_dpm_table->padding_telemetrygfx;
|
|
|
|
smc_pptable->SocMaxCurrent = smc_dpm_table->socmaxcurrent;
|
|
smc_pptable->SocOffset = smc_dpm_table->socoffset;
|
|
smc_pptable->Padding_TelemetrySoc = smc_dpm_table->padding_telemetrysoc;
|
|
|
|
smc_pptable->Mem0MaxCurrent = smc_dpm_table->mem0maxcurrent;
|
|
smc_pptable->Mem0Offset = smc_dpm_table->mem0offset;
|
|
smc_pptable->Padding_TelemetryMem0 = smc_dpm_table->padding_telemetrymem0;
|
|
|
|
smc_pptable->Mem1MaxCurrent = smc_dpm_table->mem1maxcurrent;
|
|
smc_pptable->Mem1Offset = smc_dpm_table->mem1offset;
|
|
smc_pptable->Padding_TelemetryMem1 = smc_dpm_table->padding_telemetrymem1;
|
|
|
|
smc_pptable->AcDcGpio = smc_dpm_table->acdcgpio;
|
|
smc_pptable->AcDcPolarity = smc_dpm_table->acdcpolarity;
|
|
smc_pptable->VR0HotGpio = smc_dpm_table->vr0hotgpio;
|
|
smc_pptable->VR0HotPolarity = smc_dpm_table->vr0hotpolarity;
|
|
|
|
smc_pptable->VR1HotGpio = smc_dpm_table->vr1hotgpio;
|
|
smc_pptable->VR1HotPolarity = smc_dpm_table->vr1hotpolarity;
|
|
smc_pptable->Padding1 = smc_dpm_table->padding1;
|
|
smc_pptable->Padding2 = smc_dpm_table->padding2;
|
|
|
|
smc_pptable->LedPin0 = smc_dpm_table->ledpin0;
|
|
smc_pptable->LedPin1 = smc_dpm_table->ledpin1;
|
|
smc_pptable->LedPin2 = smc_dpm_table->ledpin2;
|
|
|
|
smc_pptable->PllGfxclkSpreadEnabled = smc_dpm_table->pllgfxclkspreadenabled;
|
|
smc_pptable->PllGfxclkSpreadPercent = smc_dpm_table->pllgfxclkspreadpercent;
|
|
smc_pptable->PllGfxclkSpreadFreq = smc_dpm_table->pllgfxclkspreadfreq;
|
|
|
|
smc_pptable->UclkSpreadEnabled = 0;
|
|
smc_pptable->UclkSpreadPercent = smc_dpm_table->uclkspreadpercent;
|
|
smc_pptable->UclkSpreadFreq = smc_dpm_table->uclkspreadfreq;
|
|
|
|
smc_pptable->FclkSpreadEnabled = smc_dpm_table->fclkspreadenabled;
|
|
smc_pptable->FclkSpreadPercent = smc_dpm_table->fclkspreadpercent;
|
|
smc_pptable->FclkSpreadFreq = smc_dpm_table->fclkspreadfreq;
|
|
|
|
smc_pptable->FllGfxclkSpreadEnabled = smc_dpm_table->fllgfxclkspreadenabled;
|
|
smc_pptable->FllGfxclkSpreadPercent = smc_dpm_table->fllgfxclkspreadpercent;
|
|
smc_pptable->FllGfxclkSpreadFreq = smc_dpm_table->fllgfxclkspreadfreq;
|
|
|
|
for (i = 0; i < I2C_CONTROLLER_NAME_COUNT; i++) {
|
|
smc_pptable->I2cControllers[i].Enabled =
|
|
smc_dpm_table->i2ccontrollers[i].enabled;
|
|
smc_pptable->I2cControllers[i].SlaveAddress =
|
|
smc_dpm_table->i2ccontrollers[i].slaveaddress;
|
|
smc_pptable->I2cControllers[i].ControllerPort =
|
|
smc_dpm_table->i2ccontrollers[i].controllerport;
|
|
smc_pptable->I2cControllers[i].ThermalThrottler =
|
|
smc_dpm_table->i2ccontrollers[i].thermalthrottler;
|
|
smc_pptable->I2cControllers[i].I2cProtocol =
|
|
smc_dpm_table->i2ccontrollers[i].i2cprotocol;
|
|
smc_pptable->I2cControllers[i].I2cSpeed =
|
|
smc_dpm_table->i2ccontrollers[i].i2cspeed;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int vega20_check_powerplay_table(struct smu_context *smu)
|
|
{
|
|
ATOM_Vega20_POWERPLAYTABLE *powerplay_table = NULL;
|
|
struct smu_table_context *table_context = &smu->smu_table;
|
|
|
|
powerplay_table = table_context->power_play_table;
|
|
|
|
if (powerplay_table->sHeader.format_revision < ATOM_VEGA20_TABLE_REVISION_VEGA20) {
|
|
pr_err("Unsupported PPTable format!");
|
|
return -EINVAL;
|
|
}
|
|
|
|
if (!powerplay_table->sHeader.structuresize) {
|
|
pr_err("Invalid PowerPlay Table!");
|
|
return -EINVAL;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int vega20_run_btc_afll(struct smu_context *smu)
|
|
{
|
|
return smu_send_smc_msg(smu, SMU_MSG_RunAfllBtc);
|
|
}
|
|
|
|
static int
|
|
vega20_get_unallowed_feature_mask(struct smu_context *smu,
|
|
uint32_t *feature_mask, uint32_t num)
|
|
{
|
|
if (num > 2)
|
|
return -EINVAL;
|
|
|
|
feature_mask[0] = 0xE0041C00;
|
|
feature_mask[1] = 0xFFFFFFFE; /* bit32~bit63 is Unsupported */
|
|
|
|
return 0;
|
|
}
|
|
|
|
static enum
|
|
amd_pm_state_type vega20_get_current_power_state(struct smu_context *smu)
|
|
{
|
|
enum amd_pm_state_type pm_type;
|
|
struct smu_dpm_context *smu_dpm_ctx = &(smu->smu_dpm);
|
|
|
|
if (!smu_dpm_ctx->dpm_context ||
|
|
!smu_dpm_ctx->dpm_current_power_state)
|
|
return -EINVAL;
|
|
|
|
mutex_lock(&(smu->mutex));
|
|
switch (smu_dpm_ctx->dpm_current_power_state->classification.ui_label) {
|
|
case SMU_STATE_UI_LABEL_BATTERY:
|
|
pm_type = POWER_STATE_TYPE_BATTERY;
|
|
break;
|
|
case SMU_STATE_UI_LABEL_BALLANCED:
|
|
pm_type = POWER_STATE_TYPE_BALANCED;
|
|
break;
|
|
case SMU_STATE_UI_LABEL_PERFORMANCE:
|
|
pm_type = POWER_STATE_TYPE_PERFORMANCE;
|
|
break;
|
|
default:
|
|
if (smu_dpm_ctx->dpm_current_power_state->classification.flags & SMU_STATE_CLASSIFICATION_FLAG_BOOT)
|
|
pm_type = POWER_STATE_TYPE_INTERNAL_BOOT;
|
|
else
|
|
pm_type = POWER_STATE_TYPE_DEFAULT;
|
|
break;
|
|
}
|
|
mutex_unlock(&(smu->mutex));
|
|
|
|
return pm_type;
|
|
}
|
|
|
|
static int
|
|
vega20_set_single_dpm_table(struct smu_context *smu,
|
|
struct vega20_single_dpm_table *single_dpm_table,
|
|
PPCLK_e clk_id)
|
|
{
|
|
int ret = 0;
|
|
uint32_t i, num_of_levels, clk;
|
|
|
|
ret = smu_send_smc_msg_with_param(smu,
|
|
SMU_MSG_GetDpmFreqByIndex,
|
|
(clk_id << 16 | 0xFF));
|
|
if (ret) {
|
|
pr_err("[GetNumOfDpmLevel] failed to get dpm levels!");
|
|
return ret;
|
|
}
|
|
|
|
smu_read_smc_arg(smu, &num_of_levels);
|
|
if (!num_of_levels) {
|
|
pr_err("[GetNumOfDpmLevel] number of clk levels is invalid!");
|
|
return -EINVAL;
|
|
}
|
|
|
|
single_dpm_table->count = num_of_levels;
|
|
|
|
for (i = 0; i < num_of_levels; i++) {
|
|
ret = smu_send_smc_msg_with_param(smu,
|
|
SMU_MSG_GetDpmFreqByIndex,
|
|
(clk_id << 16 | i));
|
|
if (ret) {
|
|
pr_err("[GetDpmFreqByIndex] failed to get dpm freq by index!");
|
|
return ret;
|
|
}
|
|
smu_read_smc_arg(smu, &clk);
|
|
if (!clk) {
|
|
pr_err("[GetDpmFreqByIndex] clk value is invalid!");
|
|
return -EINVAL;
|
|
}
|
|
single_dpm_table->dpm_levels[i].value = clk;
|
|
single_dpm_table->dpm_levels[i].enabled = true;
|
|
}
|
|
return 0;
|
|
}
|
|
|
|
static void vega20_init_single_dpm_state(struct vega20_dpm_state *dpm_state)
|
|
{
|
|
dpm_state->soft_min_level = 0x0;
|
|
dpm_state->soft_max_level = 0xffff;
|
|
dpm_state->hard_min_level = 0x0;
|
|
dpm_state->hard_max_level = 0xffff;
|
|
}
|
|
|
|
static int vega20_set_default_dpm_table(struct smu_context *smu)
|
|
{
|
|
int ret;
|
|
|
|
struct smu_dpm_context *smu_dpm = &smu->smu_dpm;
|
|
struct vega20_dpm_table *dpm_table = NULL;
|
|
struct vega20_single_dpm_table *single_dpm_table;
|
|
|
|
dpm_table = smu_dpm->dpm_context;
|
|
|
|
/* socclk */
|
|
single_dpm_table = &(dpm_table->soc_table);
|
|
|
|
if (smu_feature_is_enabled(smu, FEATURE_DPM_SOCCLK_BIT)) {
|
|
ret = vega20_set_single_dpm_table(smu, single_dpm_table,
|
|
PPCLK_SOCCLK);
|
|
if (ret) {
|
|
pr_err("[SetupDefaultDpmTable] failed to get socclk dpm levels!");
|
|
return ret;
|
|
}
|
|
} else {
|
|
single_dpm_table->count = 1;
|
|
single_dpm_table->dpm_levels[0].value = smu->smu_table.boot_values.socclk / 100;
|
|
}
|
|
vega20_init_single_dpm_state(&(single_dpm_table->dpm_state));
|
|
|
|
/* gfxclk */
|
|
single_dpm_table = &(dpm_table->gfx_table);
|
|
|
|
if (smu_feature_is_enabled(smu, FEATURE_DPM_GFXCLK_BIT)) {
|
|
ret = vega20_set_single_dpm_table(smu, single_dpm_table,
|
|
PPCLK_GFXCLK);
|
|
if (ret) {
|
|
pr_err("[SetupDefaultDpmTable] failed to get gfxclk dpm levels!");
|
|
return ret;
|
|
}
|
|
} else {
|
|
single_dpm_table->count = 1;
|
|
single_dpm_table->dpm_levels[0].value = smu->smu_table.boot_values.gfxclk / 100;
|
|
}
|
|
vega20_init_single_dpm_state(&(single_dpm_table->dpm_state));
|
|
|
|
/* memclk */
|
|
single_dpm_table = &(dpm_table->mem_table);
|
|
|
|
if (smu_feature_is_enabled(smu, FEATURE_DPM_UCLK_BIT)) {
|
|
ret = vega20_set_single_dpm_table(smu, single_dpm_table,
|
|
PPCLK_UCLK);
|
|
if (ret) {
|
|
pr_err("[SetupDefaultDpmTable] failed to get memclk dpm levels!");
|
|
return ret;
|
|
}
|
|
} else {
|
|
single_dpm_table->count = 1;
|
|
single_dpm_table->dpm_levels[0].value = smu->smu_table.boot_values.uclk / 100;
|
|
}
|
|
vega20_init_single_dpm_state(&(single_dpm_table->dpm_state));
|
|
|
|
#if 0
|
|
/* eclk */
|
|
single_dpm_table = &(dpm_table->eclk_table);
|
|
|
|
if (feature->fea_enabled[FEATURE_DPM_VCE_BIT]) {
|
|
ret = vega20_set_single_dpm_table(smu, single_dpm_table, PPCLK_ECLK);
|
|
if (ret) {
|
|
pr_err("[SetupDefaultDpmTable] failed to get eclk dpm levels!");
|
|
return ret;
|
|
}
|
|
} else {
|
|
single_dpm_table->count = 1;
|
|
single_dpm_table->dpm_levels[0].value = smu->smu_table.boot_values.eclock / 100;
|
|
}
|
|
vega20_init_single_dpm_state(&(single_dpm_table->dpm_state));
|
|
|
|
/* vclk */
|
|
single_dpm_table = &(dpm_table->vclk_table);
|
|
|
|
if (feature->fea_enabled[FEATURE_DPM_UVD_BIT]) {
|
|
ret = vega20_set_single_dpm_table(smu, single_dpm_table, PPCLK_VCLK);
|
|
if (ret) {
|
|
pr_err("[SetupDefaultDpmTable] failed to get vclk dpm levels!");
|
|
return ret;
|
|
}
|
|
} else {
|
|
single_dpm_table->count = 1;
|
|
single_dpm_table->dpm_levels[0].value = smu->smu_table.boot_values.vclock / 100;
|
|
}
|
|
vega20_init_single_dpm_state(&(single_dpm_table->dpm_state));
|
|
|
|
/* dclk */
|
|
single_dpm_table = &(dpm_table->dclk_table);
|
|
|
|
if (feature->fea_enabled[FEATURE_DPM_UVD_BIT]) {
|
|
ret = vega20_set_single_dpm_table(smu, single_dpm_table, PPCLK_DCLK);
|
|
if (ret) {
|
|
pr_err("[SetupDefaultDpmTable] failed to get dclk dpm levels!");
|
|
return ret;
|
|
}
|
|
} else {
|
|
single_dpm_table->count = 1;
|
|
single_dpm_table->dpm_levels[0].value = smu->smu_table.boot_values.dclock / 100;
|
|
}
|
|
vega20_init_single_dpm_state(&(single_dpm_table->dpm_state));
|
|
#endif
|
|
|
|
/* dcefclk */
|
|
single_dpm_table = &(dpm_table->dcef_table);
|
|
|
|
if (smu_feature_is_enabled(smu, FEATURE_DPM_DCEFCLK_BIT)) {
|
|
ret = vega20_set_single_dpm_table(smu, single_dpm_table,
|
|
PPCLK_DCEFCLK);
|
|
if (ret) {
|
|
pr_err("[SetupDefaultDpmTable] failed to get dcefclk dpm levels!");
|
|
return ret;
|
|
}
|
|
} else {
|
|
single_dpm_table->count = 1;
|
|
single_dpm_table->dpm_levels[0].value = smu->smu_table.boot_values.dcefclk / 100;
|
|
}
|
|
vega20_init_single_dpm_state(&(single_dpm_table->dpm_state));
|
|
|
|
/* pixclk */
|
|
single_dpm_table = &(dpm_table->pixel_table);
|
|
|
|
if (smu_feature_is_enabled(smu, FEATURE_DPM_DCEFCLK_BIT)) {
|
|
ret = vega20_set_single_dpm_table(smu, single_dpm_table,
|
|
PPCLK_PIXCLK);
|
|
if (ret) {
|
|
pr_err("[SetupDefaultDpmTable] failed to get pixclk dpm levels!");
|
|
return ret;
|
|
}
|
|
} else {
|
|
single_dpm_table->count = 0;
|
|
}
|
|
vega20_init_single_dpm_state(&(single_dpm_table->dpm_state));
|
|
|
|
/* dispclk */
|
|
single_dpm_table = &(dpm_table->display_table);
|
|
|
|
if (smu_feature_is_enabled(smu, FEATURE_DPM_DCEFCLK_BIT)) {
|
|
ret = vega20_set_single_dpm_table(smu, single_dpm_table,
|
|
PPCLK_DISPCLK);
|
|
if (ret) {
|
|
pr_err("[SetupDefaultDpmTable] failed to get dispclk dpm levels!");
|
|
return ret;
|
|
}
|
|
} else {
|
|
single_dpm_table->count = 0;
|
|
}
|
|
vega20_init_single_dpm_state(&(single_dpm_table->dpm_state));
|
|
|
|
/* phyclk */
|
|
single_dpm_table = &(dpm_table->phy_table);
|
|
|
|
if (smu_feature_is_enabled(smu, FEATURE_DPM_DCEFCLK_BIT)) {
|
|
ret = vega20_set_single_dpm_table(smu, single_dpm_table,
|
|
PPCLK_PHYCLK);
|
|
if (ret) {
|
|
pr_err("[SetupDefaultDpmTable] failed to get phyclk dpm levels!");
|
|
return ret;
|
|
}
|
|
} else {
|
|
single_dpm_table->count = 0;
|
|
}
|
|
vega20_init_single_dpm_state(&(single_dpm_table->dpm_state));
|
|
|
|
/* fclk */
|
|
single_dpm_table = &(dpm_table->fclk_table);
|
|
|
|
if (smu_feature_is_enabled(smu,FEATURE_DPM_FCLK_BIT)) {
|
|
ret = vega20_set_single_dpm_table(smu, single_dpm_table,
|
|
PPCLK_FCLK);
|
|
if (ret) {
|
|
pr_err("[SetupDefaultDpmTable] failed to get fclk dpm levels!");
|
|
return ret;
|
|
}
|
|
} else {
|
|
single_dpm_table->count = 0;
|
|
}
|
|
vega20_init_single_dpm_state(&(single_dpm_table->dpm_state));
|
|
|
|
memcpy(smu_dpm->golden_dpm_context, dpm_table,
|
|
sizeof(struct vega20_dpm_table));
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int vega20_populate_umd_state_clk(struct smu_context *smu)
|
|
{
|
|
struct smu_dpm_context *smu_dpm = &smu->smu_dpm;
|
|
struct vega20_dpm_table *dpm_table = NULL;
|
|
struct vega20_single_dpm_table *gfx_table = NULL;
|
|
struct vega20_single_dpm_table *mem_table = NULL;
|
|
|
|
dpm_table = smu_dpm->dpm_context;
|
|
gfx_table = &(dpm_table->gfx_table);
|
|
mem_table = &(dpm_table->mem_table);
|
|
|
|
smu->pstate_sclk = gfx_table->dpm_levels[0].value;
|
|
smu->pstate_mclk = mem_table->dpm_levels[0].value;
|
|
|
|
if (gfx_table->count > VEGA20_UMD_PSTATE_GFXCLK_LEVEL &&
|
|
mem_table->count > VEGA20_UMD_PSTATE_MCLK_LEVEL) {
|
|
smu->pstate_sclk = gfx_table->dpm_levels[VEGA20_UMD_PSTATE_GFXCLK_LEVEL].value;
|
|
smu->pstate_mclk = mem_table->dpm_levels[VEGA20_UMD_PSTATE_MCLK_LEVEL].value;
|
|
}
|
|
|
|
smu->pstate_sclk = smu->pstate_sclk * 100;
|
|
smu->pstate_mclk = smu->pstate_mclk * 100;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int vega20_get_clk_table(struct smu_context *smu,
|
|
struct pp_clock_levels_with_latency *clocks,
|
|
struct vega20_single_dpm_table *dpm_table)
|
|
{
|
|
int i, count;
|
|
|
|
count = (dpm_table->count > MAX_NUM_CLOCKS) ? MAX_NUM_CLOCKS : dpm_table->count;
|
|
clocks->num_levels = count;
|
|
|
|
for (i = 0; i < count; i++) {
|
|
clocks->data[i].clocks_in_khz =
|
|
dpm_table->dpm_levels[i].value * 1000;
|
|
clocks->data[i].latency_in_us = 0;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int vega20_print_clk_levels(struct smu_context *smu,
|
|
enum pp_clock_type type, char *buf)
|
|
{
|
|
int i, now, size = 0;
|
|
int ret = 0;
|
|
struct pp_clock_levels_with_latency clocks;
|
|
struct vega20_single_dpm_table *single_dpm_table;
|
|
struct smu_table_context *table_context = &smu->smu_table;
|
|
struct smu_dpm_context *smu_dpm = &smu->smu_dpm;
|
|
struct vega20_dpm_table *dpm_table = NULL;
|
|
struct vega20_od8_settings *od8_settings =
|
|
(struct vega20_od8_settings *)table_context->od8_settings;
|
|
OverDriveTable_t *od_table =
|
|
(OverDriveTable_t *)(table_context->overdrive_table);
|
|
|
|
dpm_table = smu_dpm->dpm_context;
|
|
|
|
switch (type) {
|
|
case PP_SCLK:
|
|
ret = smu_get_current_clk_freq(smu, PPCLK_GFXCLK, &now);
|
|
if (ret) {
|
|
pr_err("Attempt to get current gfx clk Failed!");
|
|
return ret;
|
|
}
|
|
|
|
single_dpm_table = &(dpm_table->gfx_table);
|
|
ret = vega20_get_clk_table(smu, &clocks, single_dpm_table);
|
|
if (ret) {
|
|
pr_err("Attempt to get gfx clk levels Failed!");
|
|
return ret;
|
|
}
|
|
|
|
for (i = 0; i < clocks.num_levels; i++)
|
|
size += sprintf(buf + size, "%d: %uMhz %s\n", i,
|
|
clocks.data[i].clocks_in_khz / 1000,
|
|
(clocks.data[i].clocks_in_khz == now * 10)
|
|
? "*" : "");
|
|
break;
|
|
|
|
case PP_MCLK:
|
|
ret = smu_get_current_clk_freq(smu, PPCLK_UCLK, &now);
|
|
if (ret) {
|
|
pr_err("Attempt to get current mclk Failed!");
|
|
return ret;
|
|
}
|
|
|
|
single_dpm_table = &(dpm_table->mem_table);
|
|
ret = vega20_get_clk_table(smu, &clocks, single_dpm_table);
|
|
if (ret) {
|
|
pr_err("Attempt to get memory clk levels Failed!");
|
|
return ret;
|
|
}
|
|
|
|
for (i = 0; i < clocks.num_levels; i++)
|
|
size += sprintf(buf + size, "%d: %uMhz %s\n",
|
|
i, clocks.data[i].clocks_in_khz / 1000,
|
|
(clocks.data[i].clocks_in_khz == now * 10)
|
|
? "*" : "");
|
|
break;
|
|
|
|
case OD_SCLK:
|
|
if (od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_FMIN].feature_id &&
|
|
od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_FMAX].feature_id) {
|
|
size = sprintf(buf, "%s:\n", "OD_SCLK");
|
|
size += sprintf(buf + size, "0: %10uMhz\n",
|
|
od_table->GfxclkFmin);
|
|
size += sprintf(buf + size, "1: %10uMhz\n",
|
|
od_table->GfxclkFmax);
|
|
}
|
|
|
|
break;
|
|
|
|
case OD_MCLK:
|
|
if (od8_settings->od8_settings_array[OD8_SETTING_UCLK_FMAX].feature_id) {
|
|
size = sprintf(buf, "%s:\n", "OD_MCLK");
|
|
size += sprintf(buf + size, "1: %10uMhz\n",
|
|
od_table->UclkFmax);
|
|
}
|
|
|
|
break;
|
|
|
|
case OD_VDDC_CURVE:
|
|
if (od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_FREQ1].feature_id &&
|
|
od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_FREQ2].feature_id &&
|
|
od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_FREQ3].feature_id &&
|
|
od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_VOLTAGE1].feature_id &&
|
|
od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_VOLTAGE2].feature_id &&
|
|
od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_VOLTAGE3].feature_id) {
|
|
size = sprintf(buf, "%s:\n", "OD_VDDC_CURVE");
|
|
size += sprintf(buf + size, "0: %10uMhz %10dmV\n",
|
|
od_table->GfxclkFreq1,
|
|
od_table->GfxclkVolt1 / VOLTAGE_SCALE);
|
|
size += sprintf(buf + size, "1: %10uMhz %10dmV\n",
|
|
od_table->GfxclkFreq2,
|
|
od_table->GfxclkVolt2 / VOLTAGE_SCALE);
|
|
size += sprintf(buf + size, "2: %10uMhz %10dmV\n",
|
|
od_table->GfxclkFreq3,
|
|
od_table->GfxclkVolt3 / VOLTAGE_SCALE);
|
|
}
|
|
|
|
break;
|
|
|
|
case OD_RANGE:
|
|
size = sprintf(buf, "%s:\n", "OD_RANGE");
|
|
|
|
if (od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_FMIN].feature_id &&
|
|
od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_FMAX].feature_id) {
|
|
size += sprintf(buf + size, "SCLK: %7uMhz %10uMhz\n",
|
|
od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_FMIN].min_value,
|
|
od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_FMAX].max_value);
|
|
}
|
|
|
|
if (od8_settings->od8_settings_array[OD8_SETTING_UCLK_FMAX].feature_id) {
|
|
single_dpm_table = &(dpm_table->mem_table);
|
|
ret = vega20_get_clk_table(smu, &clocks, single_dpm_table);
|
|
if (ret) {
|
|
pr_err("Attempt to get memory clk levels Failed!");
|
|
return ret;
|
|
}
|
|
|
|
size += sprintf(buf + size, "MCLK: %7uMhz %10uMhz\n",
|
|
clocks.data[0].clocks_in_khz / 1000,
|
|
od8_settings->od8_settings_array[OD8_SETTING_UCLK_FMAX].max_value);
|
|
}
|
|
|
|
if (od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_FREQ1].feature_id &&
|
|
od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_FREQ2].feature_id &&
|
|
od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_FREQ3].feature_id &&
|
|
od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_VOLTAGE1].feature_id &&
|
|
od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_VOLTAGE2].feature_id &&
|
|
od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_VOLTAGE3].feature_id) {
|
|
size += sprintf(buf + size, "VDDC_CURVE_SCLK[0]: %7uMhz %10uMhz\n",
|
|
od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_FREQ1].min_value,
|
|
od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_FREQ1].max_value);
|
|
size += sprintf(buf + size, "VDDC_CURVE_VOLT[0]: %7dmV %11dmV\n",
|
|
od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_VOLTAGE1].min_value,
|
|
od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_VOLTAGE1].max_value);
|
|
size += sprintf(buf + size, "VDDC_CURVE_SCLK[1]: %7uMhz %10uMhz\n",
|
|
od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_FREQ2].min_value,
|
|
od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_FREQ2].max_value);
|
|
size += sprintf(buf + size, "VDDC_CURVE_VOLT[1]: %7dmV %11dmV\n",
|
|
od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_VOLTAGE2].min_value,
|
|
od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_VOLTAGE2].max_value);
|
|
size += sprintf(buf + size, "VDDC_CURVE_SCLK[2]: %7uMhz %10uMhz\n",
|
|
od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_FREQ3].min_value,
|
|
od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_FREQ3].max_value);
|
|
size += sprintf(buf + size, "VDDC_CURVE_VOLT[2]: %7dmV %11dmV\n",
|
|
od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_VOLTAGE3].min_value,
|
|
od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_VOLTAGE3].max_value);
|
|
}
|
|
|
|
break;
|
|
|
|
default:
|
|
break;
|
|
}
|
|
return size;
|
|
}
|
|
|
|
static int vega20_upload_dpm_min_level(struct smu_context *smu)
|
|
{
|
|
struct vega20_dpm_table *dpm_table;
|
|
struct vega20_single_dpm_table *single_dpm_table;
|
|
uint32_t min_freq;
|
|
int ret = 0;
|
|
|
|
dpm_table = smu->smu_dpm.dpm_context;
|
|
|
|
if (smu_feature_is_enabled(smu, FEATURE_DPM_GFXCLK_BIT)) {
|
|
single_dpm_table = &(dpm_table->gfx_table);
|
|
min_freq = single_dpm_table->dpm_state.soft_min_level;
|
|
ret = smu_send_smc_msg_with_param(smu,
|
|
SMU_MSG_SetSoftMinByFreq,
|
|
(PPCLK_GFXCLK << 16) | (min_freq & 0xffff));
|
|
if (ret) {
|
|
pr_err("Failed to set soft min gfxclk !\n");
|
|
return ret;
|
|
}
|
|
}
|
|
|
|
if (smu_feature_is_enabled(smu, FEATURE_DPM_UCLK_BIT)) {
|
|
single_dpm_table = &(dpm_table->mem_table);
|
|
min_freq = single_dpm_table->dpm_state.soft_min_level;
|
|
ret = smu_send_smc_msg_with_param(smu,
|
|
SMU_MSG_SetSoftMinByFreq,
|
|
(PPCLK_UCLK << 16) | (min_freq & 0xffff));
|
|
if (ret) {
|
|
pr_err("Failed to set soft min memclk !\n");
|
|
return ret;
|
|
}
|
|
}
|
|
|
|
return ret;
|
|
}
|
|
|
|
static int vega20_upload_dpm_max_level(struct smu_context *smu)
|
|
{
|
|
struct vega20_dpm_table *dpm_table;
|
|
struct vega20_single_dpm_table *single_dpm_table;
|
|
uint32_t max_freq;
|
|
int ret = 0;
|
|
|
|
dpm_table = smu->smu_dpm.dpm_context;
|
|
|
|
if (smu_feature_is_enabled(smu, FEATURE_DPM_GFXCLK_BIT)) {
|
|
single_dpm_table = &(dpm_table->gfx_table);
|
|
max_freq = single_dpm_table->dpm_state.soft_max_level;
|
|
ret = smu_send_smc_msg_with_param(smu,
|
|
SMU_MSG_SetSoftMaxByFreq,
|
|
(PPCLK_GFXCLK << 16) | (max_freq & 0xffff));
|
|
if (ret) {
|
|
pr_err("Failed to set soft max gfxclk !\n");
|
|
return ret;
|
|
}
|
|
}
|
|
|
|
if (smu_feature_is_enabled(smu, FEATURE_DPM_UCLK_BIT)) {
|
|
single_dpm_table = &(dpm_table->mem_table);
|
|
max_freq = single_dpm_table->dpm_state.soft_max_level;
|
|
ret = smu_send_smc_msg_with_param(smu,
|
|
SMU_MSG_SetSoftMaxByFreq,
|
|
(PPCLK_UCLK << 16) | (max_freq & 0xffff));
|
|
if (ret) {
|
|
pr_err("Failed to set soft max memclk !\n");
|
|
return ret;
|
|
}
|
|
}
|
|
|
|
return ret;
|
|
}
|
|
|
|
static int vega20_force_clk_levels(struct smu_context *smu,
|
|
enum pp_clock_type type, uint32_t mask)
|
|
{
|
|
struct vega20_dpm_table *dpm_table;
|
|
struct vega20_single_dpm_table *single_dpm_table;
|
|
uint32_t soft_min_level, soft_max_level;
|
|
int ret;
|
|
|
|
soft_min_level = mask ? (ffs(mask) - 1) : 0;
|
|
soft_max_level = mask ? (fls(mask) - 1) : 0;
|
|
|
|
dpm_table = smu->smu_dpm.dpm_context;
|
|
|
|
switch (type) {
|
|
case PP_SCLK:
|
|
single_dpm_table = &(dpm_table->gfx_table);
|
|
|
|
if (soft_max_level >= single_dpm_table->count) {
|
|
pr_err("Clock level specified %d is over max allowed %d\n",
|
|
soft_max_level, single_dpm_table->count - 1);
|
|
return -EINVAL;
|
|
}
|
|
|
|
single_dpm_table->dpm_state.soft_min_level =
|
|
single_dpm_table->dpm_levels[soft_min_level].value;
|
|
single_dpm_table->dpm_state.soft_max_level =
|
|
single_dpm_table->dpm_levels[soft_max_level].value;
|
|
|
|
ret = vega20_upload_dpm_min_level(smu);
|
|
if (ret) {
|
|
pr_err("Failed to upload boot level to lowest!\n");
|
|
return ret;
|
|
}
|
|
|
|
ret = vega20_upload_dpm_max_level(smu);
|
|
if (ret) {
|
|
pr_err("Failed to upload dpm max level to highest!\n");
|
|
return ret;
|
|
}
|
|
|
|
break;
|
|
|
|
case PP_MCLK:
|
|
single_dpm_table = &(dpm_table->mem_table);
|
|
|
|
if (soft_max_level >= single_dpm_table->count) {
|
|
pr_err("Clock level specified %d is over max allowed %d\n",
|
|
soft_max_level, single_dpm_table->count - 1);
|
|
return -EINVAL;
|
|
}
|
|
|
|
single_dpm_table->dpm_state.soft_min_level =
|
|
single_dpm_table->dpm_levels[soft_min_level].value;
|
|
single_dpm_table->dpm_state.soft_max_level =
|
|
single_dpm_table->dpm_levels[soft_max_level].value;
|
|
|
|
ret = vega20_upload_dpm_min_level(smu);
|
|
if (ret) {
|
|
pr_err("Failed to upload boot level to lowest!\n");
|
|
return ret;
|
|
}
|
|
|
|
ret = vega20_upload_dpm_max_level(smu);
|
|
if (ret) {
|
|
pr_err("Failed to upload dpm max level to highest!\n");
|
|
return ret;
|
|
}
|
|
|
|
break;
|
|
|
|
default:
|
|
break;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int vega20_get_clock_by_type_with_latency(struct smu_context *smu,
|
|
enum amd_pp_clock_type type,
|
|
struct pp_clock_levels_with_latency *clocks)
|
|
{
|
|
int ret;
|
|
struct vega20_single_dpm_table *single_dpm_table;
|
|
struct smu_dpm_context *smu_dpm = &smu->smu_dpm;
|
|
struct vega20_dpm_table *dpm_table = NULL;
|
|
|
|
dpm_table = smu_dpm->dpm_context;
|
|
|
|
mutex_lock(&smu->mutex);
|
|
|
|
switch (type) {
|
|
case amd_pp_sys_clock:
|
|
single_dpm_table = &(dpm_table->gfx_table);
|
|
ret = vega20_get_clk_table(smu, clocks, single_dpm_table);
|
|
break;
|
|
case amd_pp_mem_clock:
|
|
single_dpm_table = &(dpm_table->mem_table);
|
|
ret = vega20_get_clk_table(smu, clocks, single_dpm_table);
|
|
break;
|
|
case amd_pp_dcef_clock:
|
|
single_dpm_table = &(dpm_table->dcef_table);
|
|
ret = vega20_get_clk_table(smu, clocks, single_dpm_table);
|
|
break;
|
|
case amd_pp_soc_clock:
|
|
single_dpm_table = &(dpm_table->soc_table);
|
|
ret = vega20_get_clk_table(smu, clocks, single_dpm_table);
|
|
break;
|
|
default:
|
|
ret = -EINVAL;
|
|
}
|
|
|
|
mutex_unlock(&smu->mutex);
|
|
return ret;
|
|
}
|
|
|
|
static int vega20_overdrive_get_gfx_clk_base_voltage(struct smu_context *smu,
|
|
uint32_t *voltage,
|
|
uint32_t freq)
|
|
{
|
|
int ret;
|
|
|
|
ret = smu_send_smc_msg_with_param(smu,
|
|
SMU_MSG_GetAVFSVoltageByDpm,
|
|
((AVFS_CURVE << 24) | (OD8_HOTCURVE_TEMPERATURE << 16) | freq));
|
|
if (ret) {
|
|
pr_err("[GetBaseVoltage] failed to get GFXCLK AVFS voltage from SMU!");
|
|
return ret;
|
|
}
|
|
|
|
smu_read_smc_arg(smu, voltage);
|
|
*voltage = *voltage / VOLTAGE_SCALE;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int vega20_set_default_od8_setttings(struct smu_context *smu)
|
|
{
|
|
struct smu_table_context *table_context = &smu->smu_table;
|
|
OverDriveTable_t *od_table = (OverDriveTable_t *)(table_context->overdrive_table);
|
|
struct vega20_od8_settings *od8_settings = NULL;
|
|
PPTable_t *smc_pptable = table_context->driver_pptable;
|
|
int i, ret;
|
|
|
|
if (table_context->od8_settings)
|
|
return -EINVAL;
|
|
|
|
table_context->od8_settings = kzalloc(sizeof(struct vega20_od8_settings), GFP_KERNEL);
|
|
|
|
if (!table_context->od8_settings)
|
|
return -ENOMEM;
|
|
|
|
memset(table_context->od8_settings, 0, sizeof(struct vega20_od8_settings));
|
|
od8_settings = (struct vega20_od8_settings *)table_context->od8_settings;
|
|
|
|
if (smu_feature_is_enabled(smu, FEATURE_DPM_SOCCLK_BIT)) {
|
|
if (table_context->od_feature_capabilities[ATOM_VEGA20_ODFEATURE_GFXCLK_LIMITS] &&
|
|
table_context->od_settings_max[OD8_SETTING_GFXCLK_FMAX] > 0 &&
|
|
table_context->od_settings_min[OD8_SETTING_GFXCLK_FMIN] > 0 &&
|
|
(table_context->od_settings_max[OD8_SETTING_GFXCLK_FMAX] >=
|
|
table_context->od_settings_min[OD8_SETTING_GFXCLK_FMIN])) {
|
|
od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_FMIN].feature_id =
|
|
OD8_GFXCLK_LIMITS;
|
|
od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_FMAX].feature_id =
|
|
OD8_GFXCLK_LIMITS;
|
|
od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_FMIN].default_value =
|
|
od_table->GfxclkFmin;
|
|
od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_FMAX].default_value =
|
|
od_table->GfxclkFmax;
|
|
}
|
|
|
|
if (table_context->od_feature_capabilities[ATOM_VEGA20_ODFEATURE_GFXCLK_CURVE] &&
|
|
(table_context->od_settings_min[OD8_SETTING_GFXCLK_VOLTAGE1] >=
|
|
smc_pptable->MinVoltageGfx / VOLTAGE_SCALE) &&
|
|
(table_context->od_settings_max[OD8_SETTING_GFXCLK_VOLTAGE3] <=
|
|
smc_pptable->MaxVoltageGfx / VOLTAGE_SCALE) &&
|
|
(table_context->od_settings_min[OD8_SETTING_GFXCLK_VOLTAGE1] <=
|
|
table_context->od_settings_max[OD8_SETTING_GFXCLK_VOLTAGE3])) {
|
|
od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_FREQ1].feature_id =
|
|
OD8_GFXCLK_CURVE;
|
|
od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_VOLTAGE1].feature_id =
|
|
OD8_GFXCLK_CURVE;
|
|
od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_FREQ2].feature_id =
|
|
OD8_GFXCLK_CURVE;
|
|
od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_VOLTAGE2].feature_id =
|
|
OD8_GFXCLK_CURVE;
|
|
od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_FREQ3].feature_id =
|
|
OD8_GFXCLK_CURVE;
|
|
od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_VOLTAGE3].feature_id =
|
|
OD8_GFXCLK_CURVE;
|
|
|
|
od_table->GfxclkFreq1 = od_table->GfxclkFmin;
|
|
od_table->GfxclkFreq2 = (od_table->GfxclkFmin + od_table->GfxclkFmax) / 2;
|
|
od_table->GfxclkFreq3 = od_table->GfxclkFmax;
|
|
od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_FREQ1].default_value =
|
|
od_table->GfxclkFreq1;
|
|
od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_FREQ2].default_value =
|
|
od_table->GfxclkFreq2;
|
|
od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_FREQ3].default_value =
|
|
od_table->GfxclkFreq3;
|
|
|
|
ret = vega20_overdrive_get_gfx_clk_base_voltage(smu,
|
|
&od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_VOLTAGE1].default_value,
|
|
od_table->GfxclkFreq1);
|
|
if (ret)
|
|
od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_VOLTAGE1].default_value = 0;
|
|
od_table->GfxclkVolt1 =
|
|
od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_VOLTAGE1].default_value
|
|
* VOLTAGE_SCALE;
|
|
ret = vega20_overdrive_get_gfx_clk_base_voltage(smu,
|
|
&od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_VOLTAGE2].default_value,
|
|
od_table->GfxclkFreq2);
|
|
if (ret)
|
|
od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_VOLTAGE2].default_value = 0;
|
|
od_table->GfxclkVolt2 =
|
|
od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_VOLTAGE2].default_value
|
|
* VOLTAGE_SCALE;
|
|
ret = vega20_overdrive_get_gfx_clk_base_voltage(smu,
|
|
&od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_VOLTAGE3].default_value,
|
|
od_table->GfxclkFreq3);
|
|
if (ret)
|
|
od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_VOLTAGE3].default_value = 0;
|
|
od_table->GfxclkVolt3 =
|
|
od8_settings->od8_settings_array[OD8_SETTING_GFXCLK_VOLTAGE3].default_value
|
|
* VOLTAGE_SCALE;
|
|
}
|
|
}
|
|
|
|
if (smu_feature_is_enabled(smu, FEATURE_DPM_UCLK_BIT)) {
|
|
if (table_context->od_feature_capabilities[ATOM_VEGA20_ODFEATURE_UCLK_MAX] &&
|
|
table_context->od_settings_min[OD8_SETTING_UCLK_FMAX] > 0 &&
|
|
table_context->od_settings_max[OD8_SETTING_UCLK_FMAX] > 0 &&
|
|
(table_context->od_settings_max[OD8_SETTING_UCLK_FMAX] >=
|
|
table_context->od_settings_min[OD8_SETTING_UCLK_FMAX])) {
|
|
od8_settings->od8_settings_array[OD8_SETTING_UCLK_FMAX].feature_id =
|
|
OD8_UCLK_MAX;
|
|
od8_settings->od8_settings_array[OD8_SETTING_UCLK_FMAX].default_value =
|
|
od_table->UclkFmax;
|
|
}
|
|
}
|
|
|
|
if (table_context->od_feature_capabilities[ATOM_VEGA20_ODFEATURE_POWER_LIMIT] &&
|
|
table_context->od_settings_min[OD8_SETTING_POWER_PERCENTAGE] > 0 &&
|
|
table_context->od_settings_min[OD8_SETTING_POWER_PERCENTAGE] <= 100 &&
|
|
table_context->od_settings_max[OD8_SETTING_POWER_PERCENTAGE] > 0 &&
|
|
table_context->od_settings_max[OD8_SETTING_POWER_PERCENTAGE] <= 100) {
|
|
od8_settings->od8_settings_array[OD8_SETTING_POWER_PERCENTAGE].feature_id =
|
|
OD8_POWER_LIMIT;
|
|
od8_settings->od8_settings_array[OD8_SETTING_POWER_PERCENTAGE].default_value =
|
|
od_table->OverDrivePct;
|
|
}
|
|
|
|
if (smu_feature_is_enabled(smu, FEATURE_FAN_CONTROL_BIT)) {
|
|
if (table_context->od_feature_capabilities[ATOM_VEGA20_ODFEATURE_FAN_ACOUSTIC_LIMIT] &&
|
|
table_context->od_settings_min[OD8_SETTING_FAN_ACOUSTIC_LIMIT] > 0 &&
|
|
table_context->od_settings_max[OD8_SETTING_FAN_ACOUSTIC_LIMIT] > 0 &&
|
|
(table_context->od_settings_max[OD8_SETTING_FAN_ACOUSTIC_LIMIT] >=
|
|
table_context->od_settings_min[OD8_SETTING_FAN_ACOUSTIC_LIMIT])) {
|
|
od8_settings->od8_settings_array[OD8_SETTING_FAN_ACOUSTIC_LIMIT].feature_id =
|
|
OD8_ACOUSTIC_LIMIT_SCLK;
|
|
od8_settings->od8_settings_array[OD8_SETTING_FAN_ACOUSTIC_LIMIT].default_value =
|
|
od_table->FanMaximumRpm;
|
|
}
|
|
|
|
if (table_context->od_feature_capabilities[ATOM_VEGA20_ODFEATURE_FAN_SPEED_MIN] &&
|
|
table_context->od_settings_min[OD8_SETTING_FAN_MIN_SPEED] > 0 &&
|
|
table_context->od_settings_max[OD8_SETTING_FAN_MIN_SPEED] > 0 &&
|
|
(table_context->od_settings_max[OD8_SETTING_FAN_MIN_SPEED] >=
|
|
table_context->od_settings_min[OD8_SETTING_FAN_MIN_SPEED])) {
|
|
od8_settings->od8_settings_array[OD8_SETTING_FAN_MIN_SPEED].feature_id =
|
|
OD8_FAN_SPEED_MIN;
|
|
od8_settings->od8_settings_array[OD8_SETTING_FAN_MIN_SPEED].default_value =
|
|
od_table->FanMinimumPwm * smc_pptable->FanMaximumRpm / 100;
|
|
}
|
|
}
|
|
|
|
if (smu_feature_is_enabled(smu, FEATURE_THERMAL_BIT)) {
|
|
if (table_context->od_feature_capabilities[ATOM_VEGA20_ODFEATURE_TEMPERATURE_FAN] &&
|
|
table_context->od_settings_min[OD8_SETTING_FAN_TARGET_TEMP] > 0 &&
|
|
table_context->od_settings_max[OD8_SETTING_FAN_TARGET_TEMP] > 0 &&
|
|
(table_context->od_settings_max[OD8_SETTING_FAN_TARGET_TEMP] >=
|
|
table_context->od_settings_min[OD8_SETTING_FAN_TARGET_TEMP])) {
|
|
od8_settings->od8_settings_array[OD8_SETTING_FAN_TARGET_TEMP].feature_id =
|
|
OD8_TEMPERATURE_FAN;
|
|
od8_settings->od8_settings_array[OD8_SETTING_FAN_TARGET_TEMP].default_value =
|
|
od_table->FanTargetTemperature;
|
|
}
|
|
|
|
if (table_context->od_feature_capabilities[ATOM_VEGA20_ODFEATURE_TEMPERATURE_SYSTEM] &&
|
|
table_context->od_settings_min[OD8_SETTING_OPERATING_TEMP_MAX] > 0 &&
|
|
table_context->od_settings_max[OD8_SETTING_OPERATING_TEMP_MAX] > 0 &&
|
|
(table_context->od_settings_max[OD8_SETTING_OPERATING_TEMP_MAX] >=
|
|
table_context->od_settings_min[OD8_SETTING_OPERATING_TEMP_MAX])) {
|
|
od8_settings->od8_settings_array[OD8_SETTING_OPERATING_TEMP_MAX].feature_id =
|
|
OD8_TEMPERATURE_SYSTEM;
|
|
od8_settings->od8_settings_array[OD8_SETTING_OPERATING_TEMP_MAX].default_value =
|
|
od_table->MaxOpTemp;
|
|
}
|
|
}
|
|
|
|
for (i = 0; i < OD8_SETTING_COUNT; i++) {
|
|
if (od8_settings->od8_settings_array[i].feature_id) {
|
|
od8_settings->od8_settings_array[i].min_value =
|
|
table_context->od_settings_min[i];
|
|
od8_settings->od8_settings_array[i].max_value =
|
|
table_context->od_settings_max[i];
|
|
od8_settings->od8_settings_array[i].current_value =
|
|
od8_settings->od8_settings_array[i].default_value;
|
|
} else {
|
|
od8_settings->od8_settings_array[i].min_value = 0;
|
|
od8_settings->od8_settings_array[i].max_value = 0;
|
|
od8_settings->od8_settings_array[i].current_value = 0;
|
|
}
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int vega20_get_od_percentage(struct smu_context *smu,
|
|
enum pp_clock_type type)
|
|
{
|
|
struct smu_dpm_context *smu_dpm = &smu->smu_dpm;
|
|
struct vega20_dpm_table *dpm_table = NULL;
|
|
struct vega20_dpm_table *golden_table = NULL;
|
|
struct vega20_single_dpm_table *single_dpm_table;
|
|
struct vega20_single_dpm_table *golden_dpm_table;
|
|
int value, golden_value;
|
|
|
|
dpm_table = smu_dpm->dpm_context;
|
|
golden_table = smu_dpm->golden_dpm_context;
|
|
|
|
switch (type) {
|
|
case OD_SCLK:
|
|
single_dpm_table = &(dpm_table->gfx_table);
|
|
golden_dpm_table = &(golden_table->gfx_table);
|
|
break;
|
|
case OD_MCLK:
|
|
single_dpm_table = &(dpm_table->mem_table);
|
|
golden_dpm_table = &(golden_table->mem_table);
|
|
break;
|
|
default:
|
|
return -EINVAL;
|
|
break;
|
|
}
|
|
|
|
value = single_dpm_table->dpm_levels[single_dpm_table->count - 1].value;
|
|
golden_value = golden_dpm_table->dpm_levels[golden_dpm_table->count - 1].value;
|
|
|
|
value -= golden_value;
|
|
value = DIV_ROUND_UP(value * 100, golden_value);
|
|
|
|
return value;
|
|
}
|
|
|
|
static int
|
|
vega20_get_profiling_clk_mask(struct smu_context *smu,
|
|
enum amd_dpm_forced_level level,
|
|
uint32_t *sclk_mask,
|
|
uint32_t *mclk_mask,
|
|
uint32_t *soc_mask)
|
|
{
|
|
struct vega20_dpm_table *dpm_table = (struct vega20_dpm_table *)smu->smu_dpm.dpm_context;
|
|
struct vega20_single_dpm_table *gfx_dpm_table;
|
|
struct vega20_single_dpm_table *mem_dpm_table;
|
|
struct vega20_single_dpm_table *soc_dpm_table;
|
|
|
|
if (!smu->smu_dpm.dpm_context)
|
|
return -EINVAL;
|
|
|
|
gfx_dpm_table = &dpm_table->gfx_table;
|
|
mem_dpm_table = &dpm_table->mem_table;
|
|
soc_dpm_table = &dpm_table->soc_table;
|
|
|
|
*sclk_mask = 0;
|
|
*mclk_mask = 0;
|
|
*soc_mask = 0;
|
|
|
|
if (gfx_dpm_table->count > VEGA20_UMD_PSTATE_GFXCLK_LEVEL &&
|
|
mem_dpm_table->count > VEGA20_UMD_PSTATE_MCLK_LEVEL &&
|
|
soc_dpm_table->count > VEGA20_UMD_PSTATE_SOCCLK_LEVEL) {
|
|
*sclk_mask = VEGA20_UMD_PSTATE_GFXCLK_LEVEL;
|
|
*mclk_mask = VEGA20_UMD_PSTATE_MCLK_LEVEL;
|
|
*soc_mask = VEGA20_UMD_PSTATE_SOCCLK_LEVEL;
|
|
}
|
|
|
|
if (level == AMD_DPM_FORCED_LEVEL_PROFILE_MIN_SCLK) {
|
|
*sclk_mask = 0;
|
|
} else if (level == AMD_DPM_FORCED_LEVEL_PROFILE_MIN_MCLK) {
|
|
*mclk_mask = 0;
|
|
} else if (level == AMD_DPM_FORCED_LEVEL_PROFILE_PEAK) {
|
|
*sclk_mask = gfx_dpm_table->count - 1;
|
|
*mclk_mask = mem_dpm_table->count - 1;
|
|
*soc_mask = soc_dpm_table->count - 1;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int
|
|
vega20_set_uclk_to_highest_dpm_level(struct smu_context *smu,
|
|
struct vega20_single_dpm_table *dpm_table)
|
|
{
|
|
int ret = 0;
|
|
struct smu_dpm_context *smu_dpm_ctx = &(smu->smu_dpm);
|
|
if (!smu_dpm_ctx->dpm_context)
|
|
return -EINVAL;
|
|
|
|
if (smu_feature_is_enabled(smu, FEATURE_DPM_UCLK_BIT)) {
|
|
if (dpm_table->count <= 0) {
|
|
pr_err("[%s] Dpm table has no entry!", __func__);
|
|
return -EINVAL;
|
|
}
|
|
|
|
if (dpm_table->count > NUM_UCLK_DPM_LEVELS) {
|
|
pr_err("[%s] Dpm table has too many entries!", __func__);
|
|
return -EINVAL;
|
|
}
|
|
|
|
dpm_table->dpm_state.hard_min_level = dpm_table->dpm_levels[dpm_table->count - 1].value;
|
|
ret = smu_send_smc_msg_with_param(smu,
|
|
SMU_MSG_SetHardMinByFreq,
|
|
(PPCLK_UCLK << 16) | dpm_table->dpm_state.hard_min_level);
|
|
if (ret) {
|
|
pr_err("[%s] Set hard min uclk failed!", __func__);
|
|
return ret;
|
|
}
|
|
}
|
|
|
|
return ret;
|
|
}
|
|
|
|
static int vega20_display_config_changed(struct smu_context *smu)
|
|
{
|
|
int ret = 0;
|
|
struct vega20_dpm_table *dpm_table = smu->smu_dpm.dpm_context;
|
|
|
|
if (!smu->funcs)
|
|
return -EINVAL;
|
|
|
|
if (!smu->smu_dpm.dpm_context ||
|
|
!smu->smu_table.tables ||
|
|
!smu->smu_table.tables[TABLE_WATERMARKS].cpu_addr)
|
|
return -EINVAL;
|
|
|
|
smu_send_smc_msg_with_param(smu, SMU_MSG_NumOfDisplays, 0);
|
|
ret = vega20_set_uclk_to_highest_dpm_level(smu,
|
|
&dpm_table->mem_table);
|
|
if (ret) {
|
|
pr_err("Failed to set uclk to highest dpm level");
|
|
return ret;
|
|
}
|
|
|
|
if ((smu->watermarks_bitmap & WATERMARKS_EXIST) &&
|
|
!(smu->watermarks_bitmap & WATERMARKS_LOADED)) {
|
|
ret = smu->funcs->write_watermarks_table(smu);
|
|
if (ret) {
|
|
pr_err("Failed to update WMTABLE!");
|
|
return ret;
|
|
}
|
|
smu->watermarks_bitmap |= WATERMARKS_LOADED;
|
|
}
|
|
|
|
if ((smu->watermarks_bitmap & WATERMARKS_EXIST) &&
|
|
smu_feature_is_supported(smu, FEATURE_DPM_DCEFCLK_BIT) &&
|
|
smu_feature_is_supported(smu, FEATURE_DPM_SOCCLK_BIT)) {
|
|
smu_send_smc_msg_with_param(smu,
|
|
SMU_MSG_NumOfDisplays,
|
|
smu->display_config->num_display);
|
|
}
|
|
|
|
return ret;
|
|
}
|
|
|
|
static int vega20_apply_clocks_adjust_rules(struct smu_context *smu)
|
|
{
|
|
struct smu_dpm_context *smu_dpm_ctx = &(smu->smu_dpm);
|
|
struct vega20_dpm_table *dpm_ctx = (struct vega20_dpm_table *)(smu_dpm_ctx->dpm_context);
|
|
struct vega20_single_dpm_table *dpm_table;
|
|
bool vblank_too_short = false;
|
|
bool disable_mclk_switching;
|
|
uint32_t i, latency;
|
|
|
|
disable_mclk_switching = ((1 < smu->display_config->num_display) &&
|
|
!smu->display_config->multi_monitor_in_sync) || vblank_too_short;
|
|
latency = smu->display_config->dce_tolerable_mclk_in_active_latency;
|
|
|
|
/* gfxclk */
|
|
dpm_table = &(dpm_ctx->gfx_table);
|
|
dpm_table->dpm_state.soft_min_level = dpm_table->dpm_levels[0].value;
|
|
dpm_table->dpm_state.soft_max_level = dpm_table->dpm_levels[dpm_table->count - 1].value;
|
|
dpm_table->dpm_state.hard_min_level = dpm_table->dpm_levels[0].value;
|
|
dpm_table->dpm_state.hard_max_level = dpm_table->dpm_levels[dpm_table->count - 1].value;
|
|
|
|
if (VEGA20_UMD_PSTATE_GFXCLK_LEVEL < dpm_table->count) {
|
|
dpm_table->dpm_state.soft_min_level = dpm_table->dpm_levels[VEGA20_UMD_PSTATE_GFXCLK_LEVEL].value;
|
|
dpm_table->dpm_state.soft_max_level = dpm_table->dpm_levels[VEGA20_UMD_PSTATE_GFXCLK_LEVEL].value;
|
|
}
|
|
|
|
if (smu_dpm_ctx->dpm_level == AMD_DPM_FORCED_LEVEL_PROFILE_MIN_SCLK) {
|
|
dpm_table->dpm_state.soft_min_level = dpm_table->dpm_levels[0].value;
|
|
dpm_table->dpm_state.soft_max_level = dpm_table->dpm_levels[0].value;
|
|
}
|
|
|
|
if (smu_dpm_ctx->dpm_level == AMD_DPM_FORCED_LEVEL_PROFILE_PEAK) {
|
|
dpm_table->dpm_state.soft_min_level = dpm_table->dpm_levels[dpm_table->count - 1].value;
|
|
dpm_table->dpm_state.soft_max_level = dpm_table->dpm_levels[dpm_table->count - 1].value;
|
|
}
|
|
|
|
/* memclk */
|
|
dpm_table = &(dpm_ctx->mem_table);
|
|
dpm_table->dpm_state.soft_min_level = dpm_table->dpm_levels[0].value;
|
|
dpm_table->dpm_state.soft_max_level = dpm_table->dpm_levels[dpm_table->count - 1].value;
|
|
dpm_table->dpm_state.hard_min_level = dpm_table->dpm_levels[0].value;
|
|
dpm_table->dpm_state.hard_max_level = dpm_table->dpm_levels[dpm_table->count - 1].value;
|
|
|
|
if (VEGA20_UMD_PSTATE_MCLK_LEVEL < dpm_table->count) {
|
|
dpm_table->dpm_state.soft_min_level = dpm_table->dpm_levels[VEGA20_UMD_PSTATE_MCLK_LEVEL].value;
|
|
dpm_table->dpm_state.soft_max_level = dpm_table->dpm_levels[VEGA20_UMD_PSTATE_MCLK_LEVEL].value;
|
|
}
|
|
|
|
if (smu_dpm_ctx->dpm_level == AMD_DPM_FORCED_LEVEL_PROFILE_MIN_MCLK) {
|
|
dpm_table->dpm_state.soft_min_level = dpm_table->dpm_levels[0].value;
|
|
dpm_table->dpm_state.soft_max_level = dpm_table->dpm_levels[0].value;
|
|
}
|
|
|
|
if (smu_dpm_ctx->dpm_level == AMD_DPM_FORCED_LEVEL_PROFILE_PEAK) {
|
|
dpm_table->dpm_state.soft_min_level = dpm_table->dpm_levels[dpm_table->count - 1].value;
|
|
dpm_table->dpm_state.soft_max_level = dpm_table->dpm_levels[dpm_table->count - 1].value;
|
|
}
|
|
|
|
/* honour DAL's UCLK Hardmin */
|
|
if (dpm_table->dpm_state.hard_min_level < (smu->display_config->min_mem_set_clock / 100))
|
|
dpm_table->dpm_state.hard_min_level = smu->display_config->min_mem_set_clock / 100;
|
|
|
|
/* Hardmin is dependent on displayconfig */
|
|
if (disable_mclk_switching) {
|
|
dpm_table->dpm_state.hard_min_level = dpm_table->dpm_levels[dpm_table->count - 1].value;
|
|
for (i = 0; i < smu_dpm_ctx->mclk_latency_table->count - 1; i++) {
|
|
if (smu_dpm_ctx->mclk_latency_table->entries[i].latency <= latency) {
|
|
if (dpm_table->dpm_levels[i].value >= (smu->display_config->min_mem_set_clock / 100)) {
|
|
dpm_table->dpm_state.hard_min_level = dpm_table->dpm_levels[i].value;
|
|
break;
|
|
}
|
|
}
|
|
}
|
|
}
|
|
|
|
if (smu->display_config->nb_pstate_switch_disable)
|
|
dpm_table->dpm_state.hard_min_level = dpm_table->dpm_levels[dpm_table->count - 1].value;
|
|
|
|
#if 0
|
|
/* vclk */
|
|
dpm_table = &(dpm_ctx->vclk_table);
|
|
dpm_table->dpm_state.soft_min_level = dpm_table->dpm_levels[0].value;
|
|
dpm_table->dpm_state.soft_max_level = dpm_table->dpm_levels[dpm_table->count - 1].value;
|
|
dpm_table->dpm_state.hard_min_level = dpm_table->dpm_levels[0].value;
|
|
dpm_table->dpm_state.hard_max_level = dpm_table->dpm_levels[dpm_table->count - 1].value;
|
|
|
|
if (VEGA20_UMD_PSTATE_UVDCLK_LEVEL < dpm_table->count) {
|
|
dpm_table->dpm_state.soft_min_level = dpm_table->dpm_levels[VEGA20_UMD_PSTATE_UVDCLK_LEVEL].value;
|
|
dpm_table->dpm_state.soft_max_level = dpm_table->dpm_levels[VEGA20_UMD_PSTATE_UVDCLK_LEVEL].value;
|
|
}
|
|
|
|
if (smu_dpm_ctx->dpm_level == AMD_DPM_FORCED_LEVEL_PROFILE_PEAK) {
|
|
dpm_table->dpm_state.soft_min_level = dpm_table->dpm_levels[dpm_table->count - 1].value;
|
|
dpm_table->dpm_state.soft_max_level = dpm_table->dpm_levels[dpm_table->count - 1].value;
|
|
}
|
|
|
|
/* dclk */
|
|
dpm_table = &(dpm_ctx->dclk_table);
|
|
dpm_table->dpm_state.soft_min_level = dpm_table->dpm_levels[0].value;
|
|
dpm_table->dpm_state.soft_max_level = dpm_table->dpm_levels[dpm_table->count - 1].value;
|
|
dpm_table->dpm_state.hard_min_level = dpm_table->dpm_levels[0].value;
|
|
dpm_table->dpm_state.hard_max_level = dpm_table->dpm_levels[dpm_table->count - 1].value;
|
|
|
|
if (VEGA20_UMD_PSTATE_UVDCLK_LEVEL < dpm_table->count) {
|
|
dpm_table->dpm_state.soft_min_level = dpm_table->dpm_levels[VEGA20_UMD_PSTATE_UVDCLK_LEVEL].value;
|
|
dpm_table->dpm_state.soft_max_level = dpm_table->dpm_levels[VEGA20_UMD_PSTATE_UVDCLK_LEVEL].value;
|
|
}
|
|
|
|
if (smu_dpm_ctx->dpm_level == AMD_DPM_FORCED_LEVEL_PROFILE_PEAK) {
|
|
dpm_table->dpm_state.soft_min_level = dpm_table->dpm_levels[dpm_table->count - 1].value;
|
|
dpm_table->dpm_state.soft_max_level = dpm_table->dpm_levels[dpm_table->count - 1].value;
|
|
}
|
|
#endif
|
|
|
|
/* socclk */
|
|
dpm_table = &(dpm_ctx->soc_table);
|
|
dpm_table->dpm_state.soft_min_level = dpm_table->dpm_levels[0].value;
|
|
dpm_table->dpm_state.soft_max_level = dpm_table->dpm_levels[dpm_table->count - 1].value;
|
|
dpm_table->dpm_state.hard_min_level = dpm_table->dpm_levels[0].value;
|
|
dpm_table->dpm_state.hard_max_level = dpm_table->dpm_levels[dpm_table->count - 1].value;
|
|
|
|
if (VEGA20_UMD_PSTATE_SOCCLK_LEVEL < dpm_table->count) {
|
|
dpm_table->dpm_state.soft_min_level = dpm_table->dpm_levels[VEGA20_UMD_PSTATE_SOCCLK_LEVEL].value;
|
|
dpm_table->dpm_state.soft_max_level = dpm_table->dpm_levels[VEGA20_UMD_PSTATE_SOCCLK_LEVEL].value;
|
|
}
|
|
|
|
if (smu_dpm_ctx->dpm_level == AMD_DPM_FORCED_LEVEL_PROFILE_PEAK) {
|
|
dpm_table->dpm_state.soft_min_level = dpm_table->dpm_levels[dpm_table->count - 1].value;
|
|
dpm_table->dpm_state.soft_max_level = dpm_table->dpm_levels[dpm_table->count - 1].value;
|
|
}
|
|
|
|
#if 0
|
|
/* eclk */
|
|
dpm_table = &(dpm_ctx->eclk_table);
|
|
dpm_table->dpm_state.soft_min_level = dpm_table->dpm_levels[0].value;
|
|
dpm_table->dpm_state.soft_max_level = dpm_table->dpm_levels[dpm_table->count - 1].value;
|
|
dpm_table->dpm_state.hard_min_level = dpm_table->dpm_levels[0].value;
|
|
dpm_table->dpm_state.hard_max_level = dpm_table->dpm_levels[dpm_table->count - 1].value;
|
|
|
|
if (VEGA20_UMD_PSTATE_VCEMCLK_LEVEL < dpm_table->count) {
|
|
dpm_table->dpm_state.soft_min_level = dpm_table->dpm_levels[VEGA20_UMD_PSTATE_VCEMCLK_LEVEL].value;
|
|
dpm_table->dpm_state.soft_max_level = dpm_table->dpm_levels[VEGA20_UMD_PSTATE_VCEMCLK_LEVEL].value;
|
|
}
|
|
|
|
if (smu_dpm_ctx->dpm_level == AMD_DPM_FORCED_LEVEL_PROFILE_PEAK) {
|
|
dpm_table->dpm_state.soft_min_level = dpm_table->dpm_levels[dpm_table->count - 1].value;
|
|
dpm_table->dpm_state.soft_max_level = dpm_table->dpm_levels[dpm_table->count - 1].value;
|
|
}
|
|
#endif
|
|
return 0;
|
|
}
|
|
|
|
static const struct pptable_funcs vega20_ppt_funcs = {
|
|
.alloc_dpm_context = vega20_allocate_dpm_context,
|
|
.store_powerplay_table = vega20_store_powerplay_table,
|
|
.check_powerplay_table = vega20_check_powerplay_table,
|
|
.append_powerplay_table = vega20_append_powerplay_table,
|
|
.get_smu_msg_index = vega20_get_smu_msg_index,
|
|
.run_afll_btc = vega20_run_btc_afll,
|
|
.get_unallowed_feature_mask = vega20_get_unallowed_feature_mask,
|
|
.get_current_power_state = vega20_get_current_power_state,
|
|
.set_default_dpm_table = vega20_set_default_dpm_table,
|
|
.set_power_state = NULL,
|
|
.populate_umd_state_clk = vega20_populate_umd_state_clk,
|
|
.print_clk_levels = vega20_print_clk_levels,
|
|
.force_clk_levels = vega20_force_clk_levels,
|
|
.get_clock_by_type_with_latency = vega20_get_clock_by_type_with_latency,
|
|
.set_default_od8_settings = vega20_set_default_od8_setttings,
|
|
.get_od_percentage = vega20_get_od_percentage,
|
|
};
|
|
|
|
void vega20_set_ppt_funcs(struct smu_context *smu)
|
|
{
|
|
smu->ppt_funcs = &vega20_ppt_funcs;
|
|
}
|