mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-20 15:47:03 +07:00
3e32d020d8
Both ADIN1200 & ADIN1300 support Clause 45 access for some registers. The Extended Management Interface (EMI) registers are accessible via both Clause 45 (at register MDIO_MMD_VEND1) and using Clause 22. The Clause 22 access for MMD regs differs from the standard one defined by 802.3. The ADIN PHYs use registers ExtRegPtr (0x0010) and ExtRegData (0x0011) to access Clause 45 & EMI registers. The indirect access is done via the following mechanism (for both R/W): 1. Write the address of the register in the ExtRegPtr 2. Read/write the value of the register via reg ExtRegData This mechanism is needed to manage configuration of chip settings and to access EEE registers via Clause 22. Since Clause 45 access will likely never be used, it is not implemented via this hook. Reviewed-by: Florian Fainelli <f.fainelli@gmail.com> Reviewed-by: Andrew Lunn <andrew@lunn.ch> Signed-off-by: Alexandru Ardelean <alexandru.ardelean@analog.com> Signed-off-by: David S. Miller <davem@davemloft.net>
124 lines
3.3 KiB
C
124 lines
3.3 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/**
|
|
* Driver for Analog Devices Industrial Ethernet PHYs
|
|
*
|
|
* Copyright 2019 Analog Devices Inc.
|
|
*/
|
|
#include <linux/kernel.h>
|
|
#include <linux/errno.h>
|
|
#include <linux/init.h>
|
|
#include <linux/module.h>
|
|
#include <linux/mii.h>
|
|
#include <linux/phy.h>
|
|
|
|
#define PHY_ID_ADIN1200 0x0283bc20
|
|
#define PHY_ID_ADIN1300 0x0283bc30
|
|
|
|
#define ADIN1300_MII_EXT_REG_PTR 0x0010
|
|
#define ADIN1300_MII_EXT_REG_DATA 0x0011
|
|
|
|
#define ADIN1300_INT_MASK_REG 0x0018
|
|
#define ADIN1300_INT_MDIO_SYNC_EN BIT(9)
|
|
#define ADIN1300_INT_ANEG_STAT_CHNG_EN BIT(8)
|
|
#define ADIN1300_INT_ANEG_PAGE_RX_EN BIT(6)
|
|
#define ADIN1300_INT_IDLE_ERR_CNT_EN BIT(5)
|
|
#define ADIN1300_INT_MAC_FIFO_OU_EN BIT(4)
|
|
#define ADIN1300_INT_RX_STAT_CHNG_EN BIT(3)
|
|
#define ADIN1300_INT_LINK_STAT_CHNG_EN BIT(2)
|
|
#define ADIN1300_INT_SPEED_CHNG_EN BIT(1)
|
|
#define ADIN1300_INT_HW_IRQ_EN BIT(0)
|
|
#define ADIN1300_INT_MASK_EN \
|
|
(ADIN1300_INT_LINK_STAT_CHNG_EN | ADIN1300_INT_HW_IRQ_EN)
|
|
#define ADIN1300_INT_STATUS_REG 0x0019
|
|
|
|
static int adin_config_init(struct phy_device *phydev)
|
|
{
|
|
return genphy_config_init(phydev);
|
|
}
|
|
|
|
static int adin_phy_ack_intr(struct phy_device *phydev)
|
|
{
|
|
/* Clear pending interrupts */
|
|
int rc = phy_read(phydev, ADIN1300_INT_STATUS_REG);
|
|
|
|
return rc < 0 ? rc : 0;
|
|
}
|
|
|
|
static int adin_phy_config_intr(struct phy_device *phydev)
|
|
{
|
|
if (phydev->interrupts == PHY_INTERRUPT_ENABLED)
|
|
return phy_set_bits(phydev, ADIN1300_INT_MASK_REG,
|
|
ADIN1300_INT_MASK_EN);
|
|
|
|
return phy_clear_bits(phydev, ADIN1300_INT_MASK_REG,
|
|
ADIN1300_INT_MASK_EN);
|
|
}
|
|
|
|
static int adin_read_mmd(struct phy_device *phydev, int devad, u16 regnum)
|
|
{
|
|
struct mii_bus *bus = phydev->mdio.bus;
|
|
int phy_addr = phydev->mdio.addr;
|
|
int err;
|
|
|
|
err = __mdiobus_write(bus, phy_addr, ADIN1300_MII_EXT_REG_PTR, regnum);
|
|
if (err)
|
|
return err;
|
|
|
|
return __mdiobus_read(bus, phy_addr, ADIN1300_MII_EXT_REG_DATA);
|
|
}
|
|
|
|
static int adin_write_mmd(struct phy_device *phydev, int devad, u16 regnum,
|
|
u16 val)
|
|
{
|
|
struct mii_bus *bus = phydev->mdio.bus;
|
|
int phy_addr = phydev->mdio.addr;
|
|
int err;
|
|
|
|
err = __mdiobus_write(bus, phy_addr, ADIN1300_MII_EXT_REG_PTR, regnum);
|
|
if (err)
|
|
return err;
|
|
|
|
return __mdiobus_write(bus, phy_addr, ADIN1300_MII_EXT_REG_DATA, val);
|
|
}
|
|
|
|
static struct phy_driver adin_driver[] = {
|
|
{
|
|
PHY_ID_MATCH_MODEL(PHY_ID_ADIN1200),
|
|
.name = "ADIN1200",
|
|
.config_init = adin_config_init,
|
|
.config_aneg = genphy_config_aneg,
|
|
.read_status = genphy_read_status,
|
|
.ack_interrupt = adin_phy_ack_intr,
|
|
.config_intr = adin_phy_config_intr,
|
|
.resume = genphy_resume,
|
|
.suspend = genphy_suspend,
|
|
.read_mmd = adin_read_mmd,
|
|
.write_mmd = adin_write_mmd,
|
|
},
|
|
{
|
|
PHY_ID_MATCH_MODEL(PHY_ID_ADIN1300),
|
|
.name = "ADIN1300",
|
|
.config_init = adin_config_init,
|
|
.config_aneg = genphy_config_aneg,
|
|
.read_status = genphy_read_status,
|
|
.ack_interrupt = adin_phy_ack_intr,
|
|
.config_intr = adin_phy_config_intr,
|
|
.resume = genphy_resume,
|
|
.suspend = genphy_suspend,
|
|
.read_mmd = adin_read_mmd,
|
|
.write_mmd = adin_write_mmd,
|
|
},
|
|
};
|
|
|
|
module_phy_driver(adin_driver);
|
|
|
|
static struct mdio_device_id __maybe_unused adin_tbl[] = {
|
|
{ PHY_ID_MATCH_MODEL(PHY_ID_ADIN1200) },
|
|
{ PHY_ID_MATCH_MODEL(PHY_ID_ADIN1300) },
|
|
{ }
|
|
};
|
|
|
|
MODULE_DEVICE_TABLE(mdio, adin_tbl);
|
|
MODULE_DESCRIPTION("Analog Devices Industrial Ethernet PHY driver");
|
|
MODULE_LICENSE("GPL");
|