mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 11:18:45 +07:00
9c92ab6191
Based on 1 normalized pattern(s): this software is licensed under the terms of the gnu general public license version 2 as published by the free software foundation and may be copied distributed and modified under those terms this program is distributed in the hope that it will be useful but without any warranty without even the implied warranty of merchantability or fitness for a particular purpose see the gnu general public license for more details extracted by the scancode license scanner the SPDX license identifier GPL-2.0-only has been chosen to replace the boilerplate/reference in 285 file(s). Signed-off-by: Thomas Gleixner <tglx@linutronix.de> Reviewed-by: Alexios Zavras <alexios.zavras@intel.com> Reviewed-by: Allison Randal <allison@lohutok.net> Cc: linux-spdx@vger.kernel.org Link: https://lkml.kernel.org/r/20190529141900.642774971@linutronix.de Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
104 lines
2.4 KiB
C
104 lines
2.4 KiB
C
// SPDX-License-Identifier: GPL-2.0-only
|
|
/*
|
|
* arch/arm/mach-tegra/reset.c
|
|
*
|
|
* Copyright (C) 2011,2012 NVIDIA Corporation.
|
|
*/
|
|
|
|
#include <linux/bitops.h>
|
|
#include <linux/cpumask.h>
|
|
#include <linux/init.h>
|
|
#include <linux/io.h>
|
|
|
|
#include <linux/firmware/trusted_foundations.h>
|
|
|
|
#include <soc/tegra/fuse.h>
|
|
|
|
#include <asm/cacheflush.h>
|
|
#include <asm/firmware.h>
|
|
#include <asm/hardware/cache-l2x0.h>
|
|
|
|
#include "iomap.h"
|
|
#include "irammap.h"
|
|
#include "reset.h"
|
|
#include "sleep.h"
|
|
|
|
#define TEGRA_IRAM_RESET_BASE (TEGRA_IRAM_BASE + \
|
|
TEGRA_IRAM_RESET_HANDLER_OFFSET)
|
|
|
|
static bool is_enabled;
|
|
|
|
static void __init tegra_cpu_reset_handler_set(const u32 reset_address)
|
|
{
|
|
void __iomem *evp_cpu_reset =
|
|
IO_ADDRESS(TEGRA_EXCEPTION_VECTORS_BASE + 0x100);
|
|
void __iomem *sb_ctrl = IO_ADDRESS(TEGRA_SB_BASE);
|
|
u32 reg;
|
|
|
|
/*
|
|
* NOTE: This must be the one and only write to the EVP CPU reset
|
|
* vector in the entire system.
|
|
*/
|
|
writel(reset_address, evp_cpu_reset);
|
|
wmb();
|
|
reg = readl(evp_cpu_reset);
|
|
|
|
/*
|
|
* Prevent further modifications to the physical reset vector.
|
|
* NOTE: Has no effect on chips prior to Tegra30.
|
|
*/
|
|
reg = readl(sb_ctrl);
|
|
reg |= 2;
|
|
writel(reg, sb_ctrl);
|
|
wmb();
|
|
}
|
|
|
|
static void __init tegra_cpu_reset_handler_enable(void)
|
|
{
|
|
void __iomem *iram_base = IO_ADDRESS(TEGRA_IRAM_RESET_BASE);
|
|
const u32 reset_address = TEGRA_IRAM_RESET_BASE +
|
|
tegra_cpu_reset_handler_offset;
|
|
int err;
|
|
|
|
BUG_ON(is_enabled);
|
|
BUG_ON(tegra_cpu_reset_handler_size > TEGRA_IRAM_RESET_HANDLER_SIZE);
|
|
|
|
memcpy(iram_base, (void *)__tegra_cpu_reset_handler_start,
|
|
tegra_cpu_reset_handler_size);
|
|
|
|
err = call_firmware_op(set_cpu_boot_addr, 0, reset_address);
|
|
switch (err) {
|
|
case -ENOSYS:
|
|
tegra_cpu_reset_handler_set(reset_address);
|
|
/* pass-through */
|
|
case 0:
|
|
is_enabled = true;
|
|
break;
|
|
default:
|
|
pr_crit("Cannot set CPU reset handler: %d\n", err);
|
|
BUG();
|
|
}
|
|
}
|
|
|
|
void __init tegra_cpu_reset_handler_init(void)
|
|
{
|
|
__tegra_cpu_reset_handler_data[TEGRA_RESET_TF_PRESENT] =
|
|
trusted_foundations_registered();
|
|
|
|
#ifdef CONFIG_SMP
|
|
__tegra_cpu_reset_handler_data[TEGRA_RESET_MASK_PRESENT] =
|
|
*((u32 *)cpu_possible_mask);
|
|
__tegra_cpu_reset_handler_data[TEGRA_RESET_STARTUP_SECONDARY] =
|
|
__pa_symbol((void *)secondary_startup);
|
|
#endif
|
|
|
|
#ifdef CONFIG_PM_SLEEP
|
|
__tegra_cpu_reset_handler_data[TEGRA_RESET_STARTUP_LP1] =
|
|
TEGRA_IRAM_LPx_RESUME_AREA;
|
|
__tegra_cpu_reset_handler_data[TEGRA_RESET_STARTUP_LP2] =
|
|
__pa_symbol((void *)tegra_resume);
|
|
#endif
|
|
|
|
tegra_cpu_reset_handler_enable();
|
|
}
|