mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2025-01-17 20:36:07 +07:00
089d834189
The vc4 display engine has a first controller called the HVS that will
perform the composition of the planes. That HVS has 3 FIFOs and can
therefore compose planes for up to three outputs. The timings part is
generated through a component called the Pixel Valve, and the BCM2711 has 6
of them.
Thus, the HVS has some bits to control which FIFO gets output to which
Pixel Valve. The current code supports that muxing by looking at all the
CRTCs in a new DRM atomic state in atomic_check, and given the set of
constraints that we have, assigns FIFOs to CRTCs or reject the mode
entirely. The actual muxing will occur during atomic_commit.
However, that doesn't work if only a fraction of the CRTCs' state is
updated in that state, since it will ignore the CRTCs that are kept running
unmodified, and will thus unassign its associated FIFO, and later disable
it.
In order to make the code work as expected, let's pull the CRTC state of
all the enabled CRTC in our atomic_check so that we can operate on all the
running CRTCs, no matter whether they are affected by the new state or not.
Fixes:
|
||
|---|---|---|
| .. | ||
| Kconfig | ||
| Makefile | ||
| vc4_bo.c | ||
| vc4_crtc.c | ||
| vc4_debugfs.c | ||
| vc4_dpi.c | ||
| vc4_drv.c | ||
| vc4_drv.h | ||
| vc4_dsi.c | ||
| vc4_fence.c | ||
| vc4_gem.c | ||
| vc4_hdmi_phy.c | ||
| vc4_hdmi_regs.h | ||
| vc4_hdmi.c | ||
| vc4_hdmi.h | ||
| vc4_hvs.c | ||
| vc4_irq.c | ||
| vc4_kms.c | ||
| vc4_packet.h | ||
| vc4_perfmon.c | ||
| vc4_plane.c | ||
| vc4_qpu_defines.h | ||
| vc4_regs.h | ||
| vc4_render_cl.c | ||
| vc4_trace_points.c | ||
| vc4_trace.h | ||
| vc4_txp.c | ||
| vc4_v3d.c | ||
| vc4_validate_shaders.c | ||
| vc4_validate.c | ||
| vc4_vec.c | ||