mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-26 02:55:11 +07:00
48c926cd34
Improve the binding example by removing all the leading zeros to fix the following dtc warnings: Warning (unit_address_format): Node /XXX unit name should not have leading 0s Converted using the following command: perl -p -i -e 's/\@0+([0-9a-f])/\@$1/g' `find ./Documentation/devicetree/bindings "*.txt"` Some unnecessary changes were manually fixed. Signed-off-by: Marco Franchi <marco.franchi@nxp.com> Signed-off-by: Rob Herring <robh@kernel.org>
27 lines
688 B
Plaintext
27 lines
688 B
Plaintext
Allwinner SoCs High Speed Timer Controller
|
|
|
|
Required properties:
|
|
|
|
- compatible : should be "allwinner,sun5i-a13-hstimer" or
|
|
"allwinner,sun7i-a20-hstimer"
|
|
- reg : Specifies base physical address and size of the registers.
|
|
- interrupts : The interrupts of these timers (2 for the sun5i IP, 4 for the sun7i
|
|
one)
|
|
- clocks: phandle to the source clock (usually the AHB clock)
|
|
|
|
Optional properties:
|
|
- resets: phandle to a reset controller asserting the timer
|
|
|
|
Example:
|
|
|
|
timer@1c60000 {
|
|
compatible = "allwinner,sun7i-a20-hstimer";
|
|
reg = <0x01c60000 0x1000>;
|
|
interrupts = <0 51 1>,
|
|
<0 52 1>,
|
|
<0 53 1>,
|
|
<0 54 1>;
|
|
clocks = <&ahb1_gates 19>;
|
|
resets = <&ahb1rst 19>;
|
|
};
|