AuxXxilium/linux_dsm_epyc7002
1
0
Fork 0
mirror of https://github.com/AuxXxilium/linux_dsm_epyc7002.git synced 2024-12-28 11:18:45 +07:00
Code Issues Actions Packages Projects Releases Wiki Activity
3bc1572068
linux_dsm_epyc7002/arch/arm64/boot/dts/ti
History
Kishon Vijay Abraham I 3bc1572068 arm64: dts: ti: k3-am65: Change #address-cells and #size-cells of interconnect to 2 
AM65 has two PCIe controllers and each PCIe controller has '2' address
spaces one within the 4GB address space of the SoC and the other above
the 4GB address space of the SoC (cbass_main) in addition to the
register space. The size of the address space above the 4GB SoC address
space is 4GB. These address ranges will be used by CPU/DMA to access
the PCIe address space. In order to represent the address space above
the 4GB SoC address space and to represent the size of this address
space as 4GB, change address-cells and size-cells of interconnect to 2.

Since OSPI has similar need in MCU Domain Memory Map, change
address-cells and size-cells of cbass_mcu interconnect also to 2.

Fixes: ea47eed33a ("arm64: dts: ti: Add Support for AM654 SoC")
Signed-off-by: Kishon Vijay Abraham I <kishon@ti.com>
Acked-by: Tony Lindgren <tony@atomide.com>
Acked-by: Vignesh R <vigneshr@ti.com>
Acked-by: Nishanth Menon <nm@ti.com>
Signed-off-by: Tero Kristo <t-kristo@ti.com>
2018-09-18 18:25:06 +03:00
..
k3-am65-main.dtsi arm64: dts: ti: k3-am65: Change #address-cells and #size-cells of interconnect to 2 2018-09-18 18:25:06 +03:00
k3-am65.dtsi arm64: dts: ti: k3-am65: Change #address-cells and #size-cells of interconnect to 2 2018-09-18 18:25:06 +03:00
k3-am654-base-board.dts arm64: dts: ti: Add support for AM654 EVM base board 2018-07-18 11:48:36 -07:00
k3-am654.dtsi
Makefile arm64: dts: ti: Add support for AM654 EVM base board 2018-07-18 11:48:36 -07:00