mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-27 20:16:05 +07:00
2a5cfec947
Add defines to make more human readable numbers for the lpass clock controller found on IPQ806x SoCs. Also remove the PLL4 define in gcc to avoid #define conflicts because that clock doesn't exist in gcc, instead it lives in lcc. Signed-off-by: Rajendra Nayak <rnayak@codeaurora.org> [sboyd@codeaurora.org: Split off into separate patch] Signed-off-by: Stephen Boyd <sboyd@codeaurora.org> Tested-by: Kenneth Westfield <kwestfie@codeaurora.org> Signed-off-by: Michael Turquette <mturquette@linaro.org>
31 lines
899 B
C
31 lines
899 B
C
/*
|
|
* Copyright (c) 2014, The Linux Foundation. All rights reserved.
|
|
*
|
|
* This software is licensed under the terms of the GNU General Public
|
|
* License version 2, as published by the Free Software Foundation, and
|
|
* may be copied, distributed, and modified under those terms.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
#ifndef _DT_BINDINGS_CLK_LCC_IPQ806X_H
|
|
#define _DT_BINDINGS_CLK_LCC_IPQ806X_H
|
|
|
|
#define PLL4 0
|
|
#define MI2S_OSR_SRC 1
|
|
#define MI2S_OSR_CLK 2
|
|
#define MI2S_DIV_CLK 3
|
|
#define MI2S_BIT_DIV_CLK 4
|
|
#define MI2S_BIT_CLK 5
|
|
#define PCM_SRC 6
|
|
#define PCM_CLK_OUT 7
|
|
#define PCM_CLK 8
|
|
#define SPDIF_SRC 9
|
|
#define SPDIF_CLK 10
|
|
#define AHBIX_CLK 11
|
|
|
|
#endif
|