mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-25 22:35:37 +07:00
a967a289f1
The driver currently supports only SiFive FU540-C000 platform. The initial version of L2 cache controller driver includes: - Initial configuration reporting at boot up. - Support for ECC related functionality. Signed-off-by: Yash Shah <yash.shah@sifive.com> Signed-off-by: Palmer Dabbelt <palmer@sifive.com>
17 lines
423 B
C
17 lines
423 B
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* SiFive L2 Cache Controller header file
|
|
*
|
|
*/
|
|
|
|
#ifndef _ASM_RISCV_SIFIVE_L2_CACHE_H
|
|
#define _ASM_RISCV_SIFIVE_L2_CACHE_H
|
|
|
|
extern int register_sifive_l2_error_notifier(struct notifier_block *nb);
|
|
extern int unregister_sifive_l2_error_notifier(struct notifier_block *nb);
|
|
|
|
#define SIFIVE_L2_ERR_TYPE_CE 0
|
|
#define SIFIVE_L2_ERR_TYPE_UE 1
|
|
|
|
#endif /* _ASM_RISCV_SIFIVE_L2_CACHE_H */
|