mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-20 01:58:40 +07:00
dc37374b9c
It makes no sense that some Freescale device tree files are in fsl directory while some others not. This patch move Freescale device tree files into fsl folder. To do that the following two steps are made: - Move Freescale device tree files into fsl folder. - Update the include path in these files from "fsl/*.dtsi" to "*.dtsi". Please add "fsl/" prefix when you make dtb using Makefile. Signed-off-by: Jia Hongtao <hongtao.jia@freescale.com> [scottwood: fixed cuImage rule] Signed-off-by: Scott Wood <scottwood@freescale.com>
108 lines
2.6 KiB
Plaintext
108 lines
2.6 KiB
Plaintext
/*
|
|
* MPC8544 DS Device Tree Source
|
|
*
|
|
* Copyright 2007, 2008 Freescale Semiconductor Inc.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of the GNU General Public License as published by the
|
|
* Free Software Foundation; either version 2 of the License, or (at your
|
|
* option) any later version.
|
|
*/
|
|
|
|
/include/ "mpc8544si-pre.dtsi"
|
|
|
|
/ {
|
|
model = "MPC8544DS";
|
|
compatible = "MPC8544DS", "MPC85xxDS";
|
|
|
|
memory {
|
|
device_type = "memory";
|
|
reg = <0 0 0 0>; // Filled by U-Boot
|
|
};
|
|
|
|
board_lbc: lbc: localbus@e0005000 {
|
|
reg = <0 0xe0005000 0 0x1000>;
|
|
|
|
ranges = <0x0 0x0 0x0 0xff800000 0x800000>;
|
|
};
|
|
|
|
board_soc: soc: soc8544@e0000000 {
|
|
ranges = <0x0 0x0 0xe0000000 0x100000>;
|
|
};
|
|
|
|
pci0: pci@e0008000 {
|
|
reg = <0 0xe0008000 0 0x1000>;
|
|
ranges = <0x2000000 0x0 0xc0000000 0 0xc0000000 0x0 0x20000000
|
|
0x1000000 0x0 0x00000000 0 0xe1000000 0x0 0x10000>;
|
|
clock-frequency = <66666666>;
|
|
interrupt-map-mask = <0xf800 0x0 0x0 0x7>;
|
|
interrupt-map = <
|
|
|
|
/* IDSEL 0x11 J17 Slot 1 */
|
|
0x8800 0x0 0x0 0x1 &mpic 0x2 0x1 0 0
|
|
0x8800 0x0 0x0 0x2 &mpic 0x3 0x1 0 0
|
|
0x8800 0x0 0x0 0x3 &mpic 0x4 0x1 0 0
|
|
0x8800 0x0 0x0 0x4 &mpic 0x1 0x1 0 0
|
|
|
|
/* IDSEL 0x12 J16 Slot 2 */
|
|
|
|
0x9000 0x0 0x0 0x1 &mpic 0x3 0x1 0 0
|
|
0x9000 0x0 0x0 0x2 &mpic 0x4 0x1 0 0
|
|
0x9000 0x0 0x0 0x3 &mpic 0x2 0x1 0 0
|
|
0x9000 0x0 0x0 0x4 &mpic 0x1 0x1 0 0>;
|
|
};
|
|
|
|
pci1: pcie@e0009000 {
|
|
reg = <0x0 0xe0009000 0x0 0x1000>;
|
|
ranges = <0x2000000 0x0 0x80000000 0 0x80000000 0x0 0x20000000
|
|
0x1000000 0x0 0x00000000 0 0xe1010000 0x0 0x10000>;
|
|
pcie@0 {
|
|
ranges = <0x2000000 0x0 0x80000000
|
|
0x2000000 0x0 0x80000000
|
|
0x0 0x20000000
|
|
|
|
0x1000000 0x0 0x0
|
|
0x1000000 0x0 0x0
|
|
0x0 0x10000>;
|
|
};
|
|
};
|
|
|
|
pci2: pcie@e000a000 {
|
|
reg = <0x0 0xe000a000 0x0 0x1000>;
|
|
ranges = <0x2000000 0x0 0xa0000000 0 0xa0000000 0x0 0x10000000
|
|
0x1000000 0x0 0x00000000 0 0xe1020000 0x0 0x10000>;
|
|
pcie@0 {
|
|
ranges = <0x2000000 0x0 0xa0000000
|
|
0x2000000 0x0 0xa0000000
|
|
0x0 0x10000000
|
|
|
|
0x1000000 0x0 0x0
|
|
0x1000000 0x0 0x0
|
|
0x0 0x10000>;
|
|
};
|
|
};
|
|
|
|
board_pci3: pci3: pcie@e000b000 {
|
|
reg = <0x0 0xe000b000 0x0 0x1000>;
|
|
ranges = <0x2000000 0x0 0xb0000000 0 0xb0000000 0x0 0x100000
|
|
0x1000000 0x0 0x00000000 0 0xb0100000 0x0 0x100000>;
|
|
pcie@0 {
|
|
ranges = <0x2000000 0x0 0xb0000000
|
|
0x2000000 0x0 0xb0000000
|
|
0x0 0x100000
|
|
|
|
0x1000000 0x0 0x0
|
|
0x1000000 0x0 0x0
|
|
0x0 0x100000>;
|
|
};
|
|
};
|
|
};
|
|
|
|
/*
|
|
* mpc8544ds.dtsi must be last to ensure board_pci3 overrides pci3 settings
|
|
* for interrupt-map & interrupt-map-mask
|
|
*/
|
|
|
|
/include/ "mpc8544si-post.dtsi"
|
|
/include/ "mpc8544ds.dtsi"
|