mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-26 13:55:09 +07:00
cb823ed991
Having taken the first step in encapsulating the functionality by moving the related files under gt/, the next step is to start encapsulating by passing around the relevant structs rather than the global drm_i915_private. In this step, we pass intel_gt to intel_reset.c Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk> Cc: Tvrtko Ursulin <tvrtko.ursulin@intel.com> Cc: Daniele Ceraolo Spurio <daniele.ceraolospurio@intel.com> Reviewed-by: Daniele Ceraolo Spurio <daniele.ceraolospurio@intel.com> Link: https://patchwork.freedesktop.org/patch/msgid/20190712192953.9187-1-chris@chris-wilson.co.uk
78 lines
2.0 KiB
C
78 lines
2.0 KiB
C
/*
|
|
* SPDX-License-Identifier: MIT
|
|
*
|
|
* Copyright © 2008-2018 Intel Corporation
|
|
*/
|
|
|
|
#ifndef I915_RESET_H
|
|
#define I915_RESET_H
|
|
|
|
#include <linux/compiler.h>
|
|
#include <linux/types.h>
|
|
#include <linux/srcu.h>
|
|
|
|
#include "intel_engine_types.h"
|
|
#include "intel_reset_types.h"
|
|
|
|
struct drm_i915_private;
|
|
struct i915_request;
|
|
struct intel_engine_cs;
|
|
struct intel_gt;
|
|
struct intel_guc;
|
|
|
|
void intel_gt_init_reset(struct intel_gt *gt);
|
|
void intel_gt_fini_reset(struct intel_gt *gt);
|
|
|
|
__printf(4, 5)
|
|
void intel_gt_handle_error(struct intel_gt *gt,
|
|
intel_engine_mask_t engine_mask,
|
|
unsigned long flags,
|
|
const char *fmt, ...);
|
|
#define I915_ERROR_CAPTURE BIT(0)
|
|
|
|
void intel_gt_reset(struct intel_gt *gt,
|
|
intel_engine_mask_t stalled_mask,
|
|
const char *reason);
|
|
int intel_engine_reset(struct intel_engine_cs *engine,
|
|
const char *reason);
|
|
|
|
void __i915_request_reset(struct i915_request *rq, bool guilty);
|
|
|
|
int __must_check intel_gt_reset_trylock(struct intel_gt *gt);
|
|
void intel_gt_reset_unlock(struct intel_gt *gt, int tag);
|
|
|
|
void intel_gt_set_wedged(struct intel_gt *gt);
|
|
bool intel_gt_unset_wedged(struct intel_gt *gt);
|
|
int intel_gt_terminally_wedged(struct intel_gt *gt);
|
|
|
|
int __intel_gt_reset(struct intel_gt *gt, intel_engine_mask_t engine_mask);
|
|
|
|
int intel_reset_guc(struct intel_gt *gt);
|
|
|
|
struct intel_wedge_me {
|
|
struct delayed_work work;
|
|
struct intel_gt *gt;
|
|
const char *name;
|
|
};
|
|
|
|
void __intel_init_wedge(struct intel_wedge_me *w,
|
|
struct intel_gt *gt,
|
|
long timeout,
|
|
const char *name);
|
|
void __intel_fini_wedge(struct intel_wedge_me *w);
|
|
|
|
#define intel_wedge_on_timeout(W, GT, TIMEOUT) \
|
|
for (__intel_init_wedge((W), (GT), (TIMEOUT), __func__); \
|
|
(W)->gt; \
|
|
__intel_fini_wedge((W)))
|
|
|
|
static inline bool __intel_reset_failed(const struct intel_reset *reset)
|
|
{
|
|
return unlikely(test_bit(I915_WEDGED, &reset->flags));
|
|
}
|
|
|
|
bool intel_has_gpu_reset(struct drm_i915_private *i915);
|
|
bool intel_has_reset_engine(struct drm_i915_private *i915);
|
|
|
|
#endif /* I915_RESET_H */
|