mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-23 07:47:16 +07:00
eebb3e8d8a
This is a third approach to workaround long standing issue with LPSS on BayTrail. First one [1] was reverted since it didn't resolve the issue comprehensively. Second one [2] was rejected by internal review. The LPSS DMA controller does not have neither _PS0 nor _PS3 method. Moreover it can be powered off automatically whenever the last LPSS device goes down. In case of no power any access to the DMA controller will hang the system. The behaviour is reproduced on some HP laptops based on Intel BayTrail [3,4] as well as on ASuS T100TA transformer. Power on the LPSS island through the registers accessible in a specific way. [1] http://www.spinics.net/lists/linux-acpi/msg53963.html [2] https://bugzilla.redhat.com/attachment.cgi?id=1066779&action=diff [3] https://bugzilla.redhat.com/show_bug.cgi?id=1184273 [4] http://www.spinics.net/lists/dmaengine/msg01514.html Signed-off-by: Andy Shevchenko <andriy.shevchenko@linux.intel.com> Signed-off-by: Rafael J. Wysocki <rafael.j.wysocki@intel.com>
121 lines
2.9 KiB
C
121 lines
2.9 KiB
C
/*
|
|
* Intel OnChip System Fabric MailBox access support
|
|
*/
|
|
|
|
#ifndef IOSF_MBI_SYMS_H
|
|
#define IOSF_MBI_SYMS_H
|
|
|
|
#define MBI_MCR_OFFSET 0xD0
|
|
#define MBI_MDR_OFFSET 0xD4
|
|
#define MBI_MCRX_OFFSET 0xD8
|
|
|
|
#define MBI_RD_MASK 0xFEFFFFFF
|
|
#define MBI_WR_MASK 0X01000000
|
|
|
|
#define MBI_MASK_HI 0xFFFFFF00
|
|
#define MBI_MASK_LO 0x000000FF
|
|
#define MBI_ENABLE 0xF0
|
|
|
|
/* IOSF SB read/write opcodes */
|
|
#define MBI_MMIO_READ 0x00
|
|
#define MBI_MMIO_WRITE 0x01
|
|
#define MBI_CFG_READ 0x04
|
|
#define MBI_CFG_WRITE 0x05
|
|
#define MBI_CR_READ 0x06
|
|
#define MBI_CR_WRITE 0x07
|
|
#define MBI_REG_READ 0x10
|
|
#define MBI_REG_WRITE 0x11
|
|
#define MBI_ESRAM_READ 0x12
|
|
#define MBI_ESRAM_WRITE 0x13
|
|
|
|
/* Baytrail available units */
|
|
#define BT_MBI_UNIT_AUNIT 0x00
|
|
#define BT_MBI_UNIT_SMC 0x01
|
|
#define BT_MBI_UNIT_CPU 0x02
|
|
#define BT_MBI_UNIT_BUNIT 0x03
|
|
#define BT_MBI_UNIT_PMC 0x04
|
|
#define BT_MBI_UNIT_GFX 0x06
|
|
#define BT_MBI_UNIT_SMI 0x0C
|
|
#define BT_MBI_UNIT_USB 0x43
|
|
#define BT_MBI_UNIT_SATA 0xA3
|
|
#define BT_MBI_UNIT_PCIE 0xA6
|
|
|
|
/* Quark available units */
|
|
#define QRK_MBI_UNIT_HBA 0x00
|
|
#define QRK_MBI_UNIT_HB 0x03
|
|
#define QRK_MBI_UNIT_RMU 0x04
|
|
#define QRK_MBI_UNIT_MM 0x05
|
|
#define QRK_MBI_UNIT_SOC 0x31
|
|
|
|
#if IS_ENABLED(CONFIG_IOSF_MBI)
|
|
|
|
bool iosf_mbi_available(void);
|
|
|
|
/**
|
|
* iosf_mbi_read() - MailBox Interface read command
|
|
* @port: port indicating subunit being accessed
|
|
* @opcode: port specific read or write opcode
|
|
* @offset: register address offset
|
|
* @mdr: register data to be read
|
|
*
|
|
* Locking is handled by spinlock - cannot sleep.
|
|
* Return: Nonzero on error
|
|
*/
|
|
int iosf_mbi_read(u8 port, u8 opcode, u32 offset, u32 *mdr);
|
|
|
|
/**
|
|
* iosf_mbi_write() - MailBox unmasked write command
|
|
* @port: port indicating subunit being accessed
|
|
* @opcode: port specific read or write opcode
|
|
* @offset: register address offset
|
|
* @mdr: register data to be written
|
|
*
|
|
* Locking is handled by spinlock - cannot sleep.
|
|
* Return: Nonzero on error
|
|
*/
|
|
int iosf_mbi_write(u8 port, u8 opcode, u32 offset, u32 mdr);
|
|
|
|
/**
|
|
* iosf_mbi_modify() - MailBox masked write command
|
|
* @port: port indicating subunit being accessed
|
|
* @opcode: port specific read or write opcode
|
|
* @offset: register address offset
|
|
* @mdr: register data being modified
|
|
* @mask: mask indicating bits in mdr to be modified
|
|
*
|
|
* Locking is handled by spinlock - cannot sleep.
|
|
* Return: Nonzero on error
|
|
*/
|
|
int iosf_mbi_modify(u8 port, u8 opcode, u32 offset, u32 mdr, u32 mask);
|
|
|
|
#else /* CONFIG_IOSF_MBI is not enabled */
|
|
static inline
|
|
bool iosf_mbi_available(void)
|
|
{
|
|
return false;
|
|
}
|
|
|
|
static inline
|
|
int iosf_mbi_read(u8 port, u8 opcode, u32 offset, u32 *mdr)
|
|
{
|
|
WARN(1, "IOSF_MBI driver not available");
|
|
return -EPERM;
|
|
}
|
|
|
|
static inline
|
|
int iosf_mbi_write(u8 port, u8 opcode, u32 offset, u32 mdr)
|
|
{
|
|
WARN(1, "IOSF_MBI driver not available");
|
|
return -EPERM;
|
|
}
|
|
|
|
static inline
|
|
int iosf_mbi_modify(u8 port, u8 opcode, u32 offset, u32 mdr, u32 mask)
|
|
{
|
|
WARN(1, "IOSF_MBI driver not available");
|
|
return -EPERM;
|
|
}
|
|
#endif /* CONFIG_IOSF_MBI */
|
|
|
|
#endif /* IOSF_MBI_SYMS_H */
|