mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-23 00:47:11 +07:00
21bdbb7102
Adds perf events support for L2 cache PMU. The L2 cache PMU driver is named 'l2cache_0' and can be used with perf events to profile L2 events such as cache hits and misses on Qualcomm Technologies processors. Reviewed-by: Mark Rutland <mark.rutland@arm.com> Signed-off-by: Neil Leeder <nleeder@codeaurora.org> [will: minimise nesting in l2_cache_associate_cpu_with_cluster] [will: use kstrtoul for unsigned long, remove redunant .owner setting] Signed-off-by: Will Deacon <will.deacon@arm.com>
4 lines
117 B
Makefile
4 lines
117 B
Makefile
obj-$(CONFIG_ARM_PMU) += arm_pmu.o
|
|
obj-$(CONFIG_QCOM_L2_PMU) += qcom_l2_pmu.o
|
|
obj-$(CONFIG_XGENE_PMU) += xgene_pmu.o
|