mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 08:25:20 +07:00
37b3a8ff3e
The impetus for this is that we would like to move to 64-bit PMDs and PGDs, but that would result in only supporting a 42-bit address space with the current page table layout. It'd be nice to support at least 43-bits. The reason we'd end up with only 42-bits after making PMDs and PGDs 64-bit is that we only use half-page sized PTE tables in order to make PMDs line up to 4MB, the hardware huge page size we use. So what we do here is we make huge pages 8MB, and fabricate them using 4MB hw TLB entries. Facilitate this by providing a "REAL_HPAGE_SHIFT" which is used in places that really need to operate on hardware 4MB pages. Use full pages (512 entries) for PTE tables, and adjust PMD_SHIFT, PGD_SHIFT, and the build time CPP test as needed. Use a CPP test to make sure REAL_HPAGE_SHIFT and the _PAGE_SZHUGE_* we use match up. This makes the pgtable cache completely unused, so remove the code managing it and the state used in mm_context_t. Now we have less spinlocks taken in the page table allocation path. The technique we use to fabricate the 8MB pages is to transfer bit 22 from the missing virtual address into the PTEs physical address field. That takes care of the transparent huge pages case. For hugetlb, we fill things in at the PTE level and that code already puts the sub huge page physical bits into the PTEs, based upon the offset, so there is nothing special we need to do. It all just works out. So, a small amount of complexity in the THP case, but this code is about to get much simpler when we move the 64-bit PMDs as we can move away from the fancy 32-bit huge PMD encoding and just put a real PTE value in there. With bug fixes and help from Bob Picco. Signed-off-by: David S. Miller <davem@davemloft.net>
157 lines
4.5 KiB
C
157 lines
4.5 KiB
C
#ifndef _SPARC64_PAGE_H
|
|
#define _SPARC64_PAGE_H
|
|
|
|
#include <linux/const.h>
|
|
|
|
#define PAGE_SHIFT 13
|
|
|
|
#define PAGE_SIZE (_AC(1,UL) << PAGE_SHIFT)
|
|
#define PAGE_MASK (~(PAGE_SIZE-1))
|
|
|
|
/* Flushing for D-cache alias handling is only needed if
|
|
* the page size is smaller than 16K.
|
|
*/
|
|
#if PAGE_SHIFT < 14
|
|
#define DCACHE_ALIASING_POSSIBLE
|
|
#endif
|
|
|
|
#define HPAGE_SHIFT 23
|
|
#define REAL_HPAGE_SHIFT 22
|
|
|
|
#define REAL_HPAGE_SIZE (_AC(1,UL) << REAL_HPAGE_SHIFT)
|
|
|
|
#if defined(CONFIG_HUGETLB_PAGE) || defined(CONFIG_TRANSPARENT_HUGEPAGE)
|
|
#define HPAGE_SIZE (_AC(1,UL) << HPAGE_SHIFT)
|
|
#define HPAGE_MASK (~(HPAGE_SIZE - 1UL))
|
|
#define HUGETLB_PAGE_ORDER (HPAGE_SHIFT - PAGE_SHIFT)
|
|
#define HAVE_ARCH_HUGETLB_UNMAPPED_AREA
|
|
#endif
|
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
#if defined(CONFIG_HUGETLB_PAGE) || defined(CONFIG_TRANSPARENT_HUGEPAGE)
|
|
struct pt_regs;
|
|
extern void hugetlb_setup(struct pt_regs *regs);
|
|
#endif
|
|
|
|
#define WANT_PAGE_VIRTUAL
|
|
|
|
extern void _clear_page(void *page);
|
|
#define clear_page(X) _clear_page((void *)(X))
|
|
struct page;
|
|
extern void clear_user_page(void *addr, unsigned long vaddr, struct page *page);
|
|
#define copy_page(X,Y) memcpy((void *)(X), (void *)(Y), PAGE_SIZE)
|
|
extern void copy_user_page(void *to, void *from, unsigned long vaddr, struct page *topage);
|
|
|
|
/* Unlike sparc32, sparc64's parameter passing API is more
|
|
* sane in that structures which as small enough are passed
|
|
* in registers instead of on the stack. Thus, setting
|
|
* STRICT_MM_TYPECHECKS does not generate worse code so
|
|
* let's enable it to get the type checking.
|
|
*/
|
|
|
|
#define STRICT_MM_TYPECHECKS
|
|
|
|
#ifdef STRICT_MM_TYPECHECKS
|
|
/* These are used to make use of C type-checking.. */
|
|
typedef struct { unsigned long pte; } pte_t;
|
|
typedef struct { unsigned long iopte; } iopte_t;
|
|
typedef struct { unsigned int pmd; } pmd_t;
|
|
typedef struct { unsigned int pgd; } pgd_t;
|
|
typedef struct { unsigned long pgprot; } pgprot_t;
|
|
|
|
#define pte_val(x) ((x).pte)
|
|
#define iopte_val(x) ((x).iopte)
|
|
#define pmd_val(x) ((x).pmd)
|
|
#define pgd_val(x) ((x).pgd)
|
|
#define pgprot_val(x) ((x).pgprot)
|
|
|
|
#define __pte(x) ((pte_t) { (x) } )
|
|
#define __iopte(x) ((iopte_t) { (x) } )
|
|
#define __pmd(x) ((pmd_t) { (x) } )
|
|
#define __pgd(x) ((pgd_t) { (x) } )
|
|
#define __pgprot(x) ((pgprot_t) { (x) } )
|
|
|
|
#else
|
|
/* .. while these make it easier on the compiler */
|
|
typedef unsigned long pte_t;
|
|
typedef unsigned long iopte_t;
|
|
typedef unsigned int pmd_t;
|
|
typedef unsigned int pgd_t;
|
|
typedef unsigned long pgprot_t;
|
|
|
|
#define pte_val(x) (x)
|
|
#define iopte_val(x) (x)
|
|
#define pmd_val(x) (x)
|
|
#define pgd_val(x) (x)
|
|
#define pgprot_val(x) (x)
|
|
|
|
#define __pte(x) (x)
|
|
#define __iopte(x) (x)
|
|
#define __pmd(x) (x)
|
|
#define __pgd(x) (x)
|
|
#define __pgprot(x) (x)
|
|
|
|
#endif /* (STRICT_MM_TYPECHECKS) */
|
|
|
|
typedef pte_t *pgtable_t;
|
|
|
|
/* These two values define the virtual address space range in which we
|
|
* must forbid 64-bit user processes from making mappings. It
|
|
* represents the virtual address space hole present in most early
|
|
* sparc64 chips including UltraSPARC-I. The next two defines specify
|
|
* the actual exclusion region we enforce, wherein we use a 4GB red
|
|
* zone on each side of the VA hole.
|
|
*/
|
|
#define SPARC64_VA_HOLE_TOP _AC(0xfffff80000000000,UL)
|
|
#define SPARC64_VA_HOLE_BOTTOM _AC(0x0000080000000000,UL)
|
|
|
|
#define VA_EXCLUDE_START (SPARC64_VA_HOLE_BOTTOM - (1UL << 32UL))
|
|
#define VA_EXCLUDE_END (SPARC64_VA_HOLE_TOP + (1UL << 32UL))
|
|
|
|
#define TASK_UNMAPPED_BASE (test_thread_flag(TIF_32BIT) ? \
|
|
_AC(0x0000000070000000,UL) : \
|
|
VA_EXCLUDE_END)
|
|
|
|
#include <asm-generic/memory_model.h>
|
|
|
|
#define PAGE_OFFSET_BY_BITS(X) (-(_AC(1,UL) << (X)))
|
|
extern unsigned long PAGE_OFFSET;
|
|
|
|
#endif /* !(__ASSEMBLY__) */
|
|
|
|
/* The maximum number of physical memory address bits we support, this
|
|
* is used to size various tables used to manage kernel TLB misses and
|
|
* also the sparsemem code.
|
|
*/
|
|
#define MAX_PHYS_ADDRESS_BITS 47
|
|
|
|
/* These two shift counts are used when indexing sparc64_valid_addr_bitmap
|
|
* and kpte_linear_bitmap.
|
|
*/
|
|
#define ILOG2_4MB 22
|
|
#define ILOG2_256MB 28
|
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
#define __pa(x) ((unsigned long)(x) - PAGE_OFFSET)
|
|
#define __va(x) ((void *)((unsigned long) (x) + PAGE_OFFSET))
|
|
|
|
#define pfn_to_kaddr(pfn) __va((pfn) << PAGE_SHIFT)
|
|
|
|
#define virt_to_page(kaddr) pfn_to_page(__pa(kaddr)>>PAGE_SHIFT)
|
|
|
|
#define virt_addr_valid(kaddr) pfn_valid(__pa(kaddr) >> PAGE_SHIFT)
|
|
|
|
#define virt_to_phys __pa
|
|
#define phys_to_virt __va
|
|
|
|
#endif /* !(__ASSEMBLY__) */
|
|
|
|
#define VM_DATA_DEFAULT_FLAGS (VM_READ | VM_WRITE | VM_EXEC | \
|
|
VM_MAYREAD | VM_MAYWRITE | VM_MAYEXEC)
|
|
|
|
#include <asm-generic/getorder.h>
|
|
|
|
#endif /* _SPARC64_PAGE_H */
|