mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 11:18:45 +07:00
3675029a11
This add necessary dwc2 binding documentation for Rockchip socs: rk3066, rk3188 and rk3288 Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Acked-by: Stephen Warren <swarren@nvidia.com> Reviewed-by: Doug Anderson <dianders@chromium.org> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
33 lines
1.2 KiB
Plaintext
33 lines
1.2 KiB
Plaintext
Platform DesignWare HS OTG USB 2.0 controller
|
|
-----------------------------------------------------
|
|
|
|
Required properties:
|
|
- compatible : One of:
|
|
- brcm,bcm2835-usb: The DWC2 USB controller instance in the BCM2835 SoC.
|
|
- rockchip,rk3066-usb: The DWC2 USB controller instance in the rk3066 Soc;
|
|
- "rockchip,rk3188-usb", "rockchip,rk3066-usb", "snps,dwc2": for rk3188 Soc;
|
|
- "rockchip,rk3288-usb", "rockchip,rk3066-usb", "snps,dwc2": for rk3288 Soc;
|
|
- snps,dwc2: A generic DWC2 USB controller with default parameters.
|
|
- reg : Should contain 1 register range (address and length)
|
|
- interrupts : Should contain 1 interrupt
|
|
- clocks: clock provider specifier
|
|
- clock-names: shall be "otg"
|
|
Refer to clk/clock-bindings.txt for generic clock consumer properties
|
|
|
|
Optional properties:
|
|
- phys: phy provider specifier
|
|
- phy-names: shall be "usb2-phy"
|
|
Refer to phy/phy-bindings.txt for generic phy consumer properties
|
|
|
|
Example:
|
|
|
|
usb@101c0000 {
|
|
compatible = "ralink,rt3050-usb, snps,dwc2";
|
|
reg = <0x101c0000 40000>;
|
|
interrupts = <18>;
|
|
clocks = <&usb_otg_ahb_clk>;
|
|
clock-names = "otg";
|
|
phys = <&usbphy>;
|
|
phy-names = "usb2-phy";
|
|
};
|