mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-20 17:46:59 +07:00
36714529f8
Clean up the init code and move the creation of factor clocks to the appropriate positions coming from the clock architecture diagrams. This also unifies the artificial separation of the hclk_vcodec etc clocks again. We do keep the separate definition of some watchdog and usb480m pseudo clocks for now, as they're not real factor clocks from the clock-tree but placeholders for fixes to come (usb480m gets supplied by the missing driver for the new usbphy type and the watchdog-gate is sitting somewhere else together which we cannot model currently). Signed-off-by: Heiko Stuebner <heiko@sntech.de> |
||
---|---|---|
.. | ||
clk-cpu.c | ||
clk-inverter.c | ||
clk-mmc-phase.c | ||
clk-pll.c | ||
clk-rk3036.c | ||
clk-rk3188.c | ||
clk-rk3228.c | ||
clk-rk3288.c | ||
clk-rk3368.c | ||
clk-rockchip.c | ||
clk.c | ||
clk.h | ||
Makefile | ||
softrst.c |