mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 11:18:45 +07:00
12545fa33a
Add documentation for the clock controller. Signed-off-by: Carlo Caione <carlo@endlessm.com> Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
41 lines
1.1 KiB
Plaintext
41 lines
1.1 KiB
Plaintext
* Amlogic Meson8b Clock and Reset Unit
|
|
|
|
The Amlogic Meson8b clock controller generates and supplies clock to various
|
|
controllers within the SoC.
|
|
|
|
Required Properties:
|
|
|
|
- compatible: should be "amlogic,meson8b-clkc"
|
|
- reg: it must be composed by two tuples:
|
|
0) physical base address of the xtal register and length of memory
|
|
mapped region.
|
|
1) physical base address of the clock controller and length of memory
|
|
mapped region.
|
|
|
|
- #clock-cells: should be 1.
|
|
|
|
Each clock is assigned an identifier and client nodes can use this identifier
|
|
to specify the clock which they consume. All available clocks are defined as
|
|
preprocessor macros in the dt-bindings/clock/meson8b-clkc.h header and can be
|
|
used in device tree sources.
|
|
|
|
Example: Clock controller node:
|
|
|
|
clkc: clock-controller@c1104000 {
|
|
#clock-cells = <1>;
|
|
compatible = "amlogic,meson8b-clkc";
|
|
reg = <0xc1108000 0x4>, <0xc1104000 0x460>;
|
|
};
|
|
|
|
|
|
Example: UART controller node that consumes the clock generated by the clock
|
|
controller:
|
|
|
|
uart_AO: serial@c81004c0 {
|
|
compatible = "amlogic,meson-uart";
|
|
reg = <0xc81004c0 0x14>;
|
|
interrupts = <0 90 1>;
|
|
clocks = <&clkc CLKID_CLK81>;
|
|
status = "disabled";
|
|
};
|