mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 11:18:45 +07:00
b24413180f
Many source files in the tree are missing licensing information, which makes it harder for compliance tools to determine the correct license. By default all files without license information are under the default license of the kernel, which is GPL version 2. Update the files which contain no license information with the 'GPL-2.0' SPDX license identifier. The SPDX identifier is a legally binding shorthand, which can be used instead of the full boiler plate text. This patch is based on work done by Thomas Gleixner and Kate Stewart and Philippe Ombredanne. How this work was done: Patches were generated and checked against linux-4.14-rc6 for a subset of the use cases: - file had no licensing information it it. - file was a */uapi/* one with no licensing information in it, - file was a */uapi/* one with existing licensing information, Further patches will be generated in subsequent months to fix up cases where non-standard license headers were used, and references to license had to be inferred by heuristics based on keywords. The analysis to determine which SPDX License Identifier to be applied to a file was done in a spreadsheet of side by side results from of the output of two independent scanners (ScanCode & Windriver) producing SPDX tag:value files created by Philippe Ombredanne. Philippe prepared the base worksheet, and did an initial spot review of a few 1000 files. The 4.13 kernel was the starting point of the analysis with 60,537 files assessed. Kate Stewart did a file by file comparison of the scanner results in the spreadsheet to determine which SPDX license identifier(s) to be applied to the file. She confirmed any determination that was not immediately clear with lawyers working with the Linux Foundation. Criteria used to select files for SPDX license identifier tagging was: - Files considered eligible had to be source code files. - Make and config files were included as candidates if they contained >5 lines of source - File already had some variant of a license header in it (even if <5 lines). All documentation files were explicitly excluded. The following heuristics were used to determine which SPDX license identifiers to apply. - when both scanners couldn't find any license traces, file was considered to have no license information in it, and the top level COPYING file license applied. For non */uapi/* files that summary was: SPDX license identifier # files ---------------------------------------------------|------- GPL-2.0 11139 and resulted in the first patch in this series. If that file was a */uapi/* path one, it was "GPL-2.0 WITH Linux-syscall-note" otherwise it was "GPL-2.0". Results of that was: SPDX license identifier # files ---------------------------------------------------|------- GPL-2.0 WITH Linux-syscall-note 930 and resulted in the second patch in this series. - if a file had some form of licensing information in it, and was one of the */uapi/* ones, it was denoted with the Linux-syscall-note if any GPL family license was found in the file or had no licensing in it (per prior point). Results summary: SPDX license identifier # files ---------------------------------------------------|------ GPL-2.0 WITH Linux-syscall-note 270 GPL-2.0+ WITH Linux-syscall-note 169 ((GPL-2.0 WITH Linux-syscall-note) OR BSD-2-Clause) 21 ((GPL-2.0 WITH Linux-syscall-note) OR BSD-3-Clause) 17 LGPL-2.1+ WITH Linux-syscall-note 15 GPL-1.0+ WITH Linux-syscall-note 14 ((GPL-2.0+ WITH Linux-syscall-note) OR BSD-3-Clause) 5 LGPL-2.0+ WITH Linux-syscall-note 4 LGPL-2.1 WITH Linux-syscall-note 3 ((GPL-2.0 WITH Linux-syscall-note) OR MIT) 3 ((GPL-2.0 WITH Linux-syscall-note) AND MIT) 1 and that resulted in the third patch in this series. - when the two scanners agreed on the detected license(s), that became the concluded license(s). - when there was disagreement between the two scanners (one detected a license but the other didn't, or they both detected different licenses) a manual inspection of the file occurred. - In most cases a manual inspection of the information in the file resulted in a clear resolution of the license that should apply (and which scanner probably needed to revisit its heuristics). - When it was not immediately clear, the license identifier was confirmed with lawyers working with the Linux Foundation. - If there was any question as to the appropriate license identifier, the file was flagged for further research and to be revisited later in time. In total, over 70 hours of logged manual review was done on the spreadsheet to determine the SPDX license identifiers to apply to the source files by Kate, Philippe, Thomas and, in some cases, confirmation by lawyers working with the Linux Foundation. Kate also obtained a third independent scan of the 4.13 code base from FOSSology, and compared selected files where the other two scanners disagreed against that SPDX file, to see if there was new insights. The Windriver scanner is based on an older version of FOSSology in part, so they are related. Thomas did random spot checks in about 500 files from the spreadsheets for the uapi headers and agreed with SPDX license identifier in the files he inspected. For the non-uapi files Thomas did random spot checks in about 15000 files. In initial set of patches against 4.14-rc6, 3 files were found to have copy/paste license identifier errors, and have been fixed to reflect the correct identifier. Additionally Philippe spent 10 hours this week doing a detailed manual inspection and review of the 12,461 patched files from the initial patch version early this week with: - a full scancode scan run, collecting the matched texts, detected license ids and scores - reviewing anything where there was a license detected (about 500+ files) to ensure that the applied SPDX license was correct - reviewing anything where there was no detection but the patch license was not GPL-2.0 WITH Linux-syscall-note to ensure that the applied SPDX license was correct This produced a worksheet with 20 files needing minor correction. This worksheet was then exported into 3 different .csv files for the different types of files to be modified. These .csv files were then reviewed by Greg. Thomas wrote a script to parse the csv files and add the proper SPDX tag to the file, in the format that the file expected. This script was further refined by Greg based on the output to detect more types of files automatically and to distinguish between header and source .c files (which need different comment types.) Finally Greg ran the script using the .csv files to generate the patches. Reviewed-by: Kate Stewart <kstewart@linuxfoundation.org> Reviewed-by: Philippe Ombredanne <pombredanne@nexb.com> Reviewed-by: Thomas Gleixner <tglx@linutronix.de> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
472 lines
11 KiB
C
472 lines
11 KiB
C
// SPDX-License-Identifier: GPL-2.0
|
||
/*
|
||
* linux/arch/alpha/kernel/sys_marvel.c
|
||
*
|
||
* Marvel / IO7 support
|
||
*/
|
||
|
||
#include <linux/kernel.h>
|
||
#include <linux/types.h>
|
||
#include <linux/mm.h>
|
||
#include <linux/sched.h>
|
||
#include <linux/pci.h>
|
||
#include <linux/init.h>
|
||
#include <linux/bitops.h>
|
||
|
||
#include <asm/ptrace.h>
|
||
#include <asm/dma.h>
|
||
#include <asm/irq.h>
|
||
#include <asm/mmu_context.h>
|
||
#include <asm/io.h>
|
||
#include <asm/pgtable.h>
|
||
#include <asm/core_marvel.h>
|
||
#include <asm/hwrpb.h>
|
||
#include <asm/tlbflush.h>
|
||
#include <asm/vga.h>
|
||
|
||
#include "proto.h"
|
||
#include "err_impl.h"
|
||
#include "irq_impl.h"
|
||
#include "pci_impl.h"
|
||
#include "machvec_impl.h"
|
||
|
||
#if NR_IRQS < MARVEL_NR_IRQS
|
||
# error NR_IRQS < MARVEL_NR_IRQS !!!
|
||
#endif
|
||
|
||
|
||
/*
|
||
* Interrupt handling.
|
||
*/
|
||
static void
|
||
io7_device_interrupt(unsigned long vector)
|
||
{
|
||
unsigned int pid;
|
||
unsigned int irq;
|
||
|
||
/*
|
||
* Vector is 0x800 + (interrupt)
|
||
*
|
||
* where (interrupt) is:
|
||
*
|
||
* ...16|15 14|13 4|3 0
|
||
* -----+-----+--------+---
|
||
* PE | 0 | irq | 0
|
||
*
|
||
* where (irq) is
|
||
*
|
||
* 0x0800 - 0x0ff0 - 0x0800 + (LSI id << 4)
|
||
* 0x1000 - 0x2ff0 - 0x1000 + (MSI_DAT<8:0> << 4)
|
||
*/
|
||
pid = vector >> 16;
|
||
irq = ((vector & 0xffff) - 0x800) >> 4;
|
||
|
||
irq += 16; /* offset for legacy */
|
||
irq &= MARVEL_IRQ_VEC_IRQ_MASK; /* not too many bits */
|
||
irq |= pid << MARVEL_IRQ_VEC_PE_SHIFT; /* merge the pid */
|
||
|
||
handle_irq(irq);
|
||
}
|
||
|
||
static volatile unsigned long *
|
||
io7_get_irq_ctl(unsigned int irq, struct io7 **pio7)
|
||
{
|
||
volatile unsigned long *ctl;
|
||
unsigned int pid;
|
||
struct io7 *io7;
|
||
|
||
pid = irq >> MARVEL_IRQ_VEC_PE_SHIFT;
|
||
|
||
if (!(io7 = marvel_find_io7(pid))) {
|
||
printk(KERN_ERR
|
||
"%s for nonexistent io7 -- vec %x, pid %d\n",
|
||
__func__, irq, pid);
|
||
return NULL;
|
||
}
|
||
|
||
irq &= MARVEL_IRQ_VEC_IRQ_MASK; /* isolate the vector */
|
||
irq -= 16; /* subtract legacy bias */
|
||
|
||
if (irq >= 0x180) {
|
||
printk(KERN_ERR
|
||
"%s for invalid irq -- pid %d adjusted irq %x\n",
|
||
__func__, pid, irq);
|
||
return NULL;
|
||
}
|
||
|
||
ctl = &io7->csrs->PO7_LSI_CTL[irq & 0xff].csr; /* assume LSI */
|
||
if (irq >= 0x80) /* MSI */
|
||
ctl = &io7->csrs->PO7_MSI_CTL[((irq - 0x80) >> 5) & 0x0f].csr;
|
||
|
||
if (pio7) *pio7 = io7;
|
||
return ctl;
|
||
}
|
||
|
||
static void
|
||
io7_enable_irq(struct irq_data *d)
|
||
{
|
||
volatile unsigned long *ctl;
|
||
unsigned int irq = d->irq;
|
||
struct io7 *io7;
|
||
|
||
ctl = io7_get_irq_ctl(irq, &io7);
|
||
if (!ctl || !io7) {
|
||
printk(KERN_ERR "%s: get_ctl failed for irq %x\n",
|
||
__func__, irq);
|
||
return;
|
||
}
|
||
|
||
raw_spin_lock(&io7->irq_lock);
|
||
*ctl |= 1UL << 24;
|
||
mb();
|
||
*ctl;
|
||
raw_spin_unlock(&io7->irq_lock);
|
||
}
|
||
|
||
static void
|
||
io7_disable_irq(struct irq_data *d)
|
||
{
|
||
volatile unsigned long *ctl;
|
||
unsigned int irq = d->irq;
|
||
struct io7 *io7;
|
||
|
||
ctl = io7_get_irq_ctl(irq, &io7);
|
||
if (!ctl || !io7) {
|
||
printk(KERN_ERR "%s: get_ctl failed for irq %x\n",
|
||
__func__, irq);
|
||
return;
|
||
}
|
||
|
||
raw_spin_lock(&io7->irq_lock);
|
||
*ctl &= ~(1UL << 24);
|
||
mb();
|
||
*ctl;
|
||
raw_spin_unlock(&io7->irq_lock);
|
||
}
|
||
|
||
static void
|
||
marvel_irq_noop(struct irq_data *d)
|
||
{
|
||
return;
|
||
}
|
||
|
||
static struct irq_chip marvel_legacy_irq_type = {
|
||
.name = "LEGACY",
|
||
.irq_mask = marvel_irq_noop,
|
||
.irq_unmask = marvel_irq_noop,
|
||
};
|
||
|
||
static struct irq_chip io7_lsi_irq_type = {
|
||
.name = "LSI",
|
||
.irq_unmask = io7_enable_irq,
|
||
.irq_mask = io7_disable_irq,
|
||
.irq_mask_ack = io7_disable_irq,
|
||
};
|
||
|
||
static struct irq_chip io7_msi_irq_type = {
|
||
.name = "MSI",
|
||
.irq_unmask = io7_enable_irq,
|
||
.irq_mask = io7_disable_irq,
|
||
.irq_ack = marvel_irq_noop,
|
||
};
|
||
|
||
static void
|
||
io7_redirect_irq(struct io7 *io7,
|
||
volatile unsigned long *csr,
|
||
unsigned int where)
|
||
{
|
||
unsigned long val;
|
||
|
||
val = *csr;
|
||
val &= ~(0x1ffUL << 24); /* clear the target pid */
|
||
val |= ((unsigned long)where << 24); /* set the new target pid */
|
||
|
||
*csr = val;
|
||
mb();
|
||
*csr;
|
||
}
|
||
|
||
static void
|
||
io7_redirect_one_lsi(struct io7 *io7, unsigned int which, unsigned int where)
|
||
{
|
||
unsigned long val;
|
||
|
||
/*
|
||
* LSI_CTL has target PID @ 14
|
||
*/
|
||
val = io7->csrs->PO7_LSI_CTL[which].csr;
|
||
val &= ~(0x1ffUL << 14); /* clear the target pid */
|
||
val |= ((unsigned long)where << 14); /* set the new target pid */
|
||
|
||
io7->csrs->PO7_LSI_CTL[which].csr = val;
|
||
mb();
|
||
io7->csrs->PO7_LSI_CTL[which].csr;
|
||
}
|
||
|
||
static void
|
||
io7_redirect_one_msi(struct io7 *io7, unsigned int which, unsigned int where)
|
||
{
|
||
unsigned long val;
|
||
|
||
/*
|
||
* MSI_CTL has target PID @ 14
|
||
*/
|
||
val = io7->csrs->PO7_MSI_CTL[which].csr;
|
||
val &= ~(0x1ffUL << 14); /* clear the target pid */
|
||
val |= ((unsigned long)where << 14); /* set the new target pid */
|
||
|
||
io7->csrs->PO7_MSI_CTL[which].csr = val;
|
||
mb();
|
||
io7->csrs->PO7_MSI_CTL[which].csr;
|
||
}
|
||
|
||
static void __init
|
||
init_one_io7_lsi(struct io7 *io7, unsigned int which, unsigned int where)
|
||
{
|
||
/*
|
||
* LSI_CTL has target PID @ 14
|
||
*/
|
||
io7->csrs->PO7_LSI_CTL[which].csr = ((unsigned long)where << 14);
|
||
mb();
|
||
io7->csrs->PO7_LSI_CTL[which].csr;
|
||
}
|
||
|
||
static void __init
|
||
init_one_io7_msi(struct io7 *io7, unsigned int which, unsigned int where)
|
||
{
|
||
/*
|
||
* MSI_CTL has target PID @ 14
|
||
*/
|
||
io7->csrs->PO7_MSI_CTL[which].csr = ((unsigned long)where << 14);
|
||
mb();
|
||
io7->csrs->PO7_MSI_CTL[which].csr;
|
||
}
|
||
|
||
static void __init
|
||
init_io7_irqs(struct io7 *io7,
|
||
struct irq_chip *lsi_ops,
|
||
struct irq_chip *msi_ops)
|
||
{
|
||
long base = (io7->pe << MARVEL_IRQ_VEC_PE_SHIFT) + 16;
|
||
long i;
|
||
|
||
printk("Initializing interrupts for IO7 at PE %u - base %lx\n",
|
||
io7->pe, base);
|
||
|
||
/*
|
||
* Where should interrupts from this IO7 go?
|
||
*
|
||
* They really should be sent to the local CPU to avoid having to
|
||
* traverse the mesh, but if it's not an SMP kernel, they have to
|
||
* go to the boot CPU. Send them all to the boot CPU for now,
|
||
* as each secondary starts, it can redirect it's local device
|
||
* interrupts.
|
||
*/
|
||
printk(" Interrupts reported to CPU at PE %u\n", boot_cpuid);
|
||
|
||
raw_spin_lock(&io7->irq_lock);
|
||
|
||
/* set up the error irqs */
|
||
io7_redirect_irq(io7, &io7->csrs->HLT_CTL.csr, boot_cpuid);
|
||
io7_redirect_irq(io7, &io7->csrs->HPI_CTL.csr, boot_cpuid);
|
||
io7_redirect_irq(io7, &io7->csrs->CRD_CTL.csr, boot_cpuid);
|
||
io7_redirect_irq(io7, &io7->csrs->STV_CTL.csr, boot_cpuid);
|
||
io7_redirect_irq(io7, &io7->csrs->HEI_CTL.csr, boot_cpuid);
|
||
|
||
/* Set up the lsi irqs. */
|
||
for (i = 0; i < 128; ++i) {
|
||
irq_set_chip_and_handler(base + i, lsi_ops, handle_level_irq);
|
||
irq_set_status_flags(i, IRQ_LEVEL);
|
||
}
|
||
|
||
/* Disable the implemented irqs in hardware. */
|
||
for (i = 0; i < 0x60; ++i)
|
||
init_one_io7_lsi(io7, i, boot_cpuid);
|
||
|
||
init_one_io7_lsi(io7, 0x74, boot_cpuid);
|
||
init_one_io7_lsi(io7, 0x75, boot_cpuid);
|
||
|
||
|
||
/* Set up the msi irqs. */
|
||
for (i = 128; i < (128 + 512); ++i) {
|
||
irq_set_chip_and_handler(base + i, msi_ops, handle_level_irq);
|
||
irq_set_status_flags(i, IRQ_LEVEL);
|
||
}
|
||
|
||
for (i = 0; i < 16; ++i)
|
||
init_one_io7_msi(io7, i, boot_cpuid);
|
||
|
||
raw_spin_unlock(&io7->irq_lock);
|
||
}
|
||
|
||
static void __init
|
||
marvel_init_irq(void)
|
||
{
|
||
int i;
|
||
struct io7 *io7 = NULL;
|
||
|
||
/* Reserve the legacy irqs. */
|
||
for (i = 0; i < 16; ++i) {
|
||
irq_set_chip_and_handler(i, &marvel_legacy_irq_type,
|
||
handle_level_irq);
|
||
}
|
||
|
||
/* Init the io7 irqs. */
|
||
for (io7 = NULL; (io7 = marvel_next_io7(io7)) != NULL; )
|
||
init_io7_irqs(io7, &io7_lsi_irq_type, &io7_msi_irq_type);
|
||
}
|
||
|
||
static int
|
||
marvel_map_irq(const struct pci_dev *cdev, u8 slot, u8 pin)
|
||
{
|
||
struct pci_dev *dev = (struct pci_dev *)cdev;
|
||
struct pci_controller *hose = dev->sysdata;
|
||
struct io7_port *io7_port = hose->sysdata;
|
||
struct io7 *io7 = io7_port->io7;
|
||
int msi_loc, msi_data_off;
|
||
u16 msg_ctl;
|
||
u16 msg_dat;
|
||
u8 intline;
|
||
int irq;
|
||
|
||
pci_read_config_byte(dev, PCI_INTERRUPT_LINE, &intline);
|
||
irq = intline;
|
||
|
||
msi_loc = dev->msi_cap;
|
||
msg_ctl = 0;
|
||
if (msi_loc)
|
||
pci_read_config_word(dev, msi_loc + PCI_MSI_FLAGS, &msg_ctl);
|
||
|
||
if (msg_ctl & PCI_MSI_FLAGS_ENABLE) {
|
||
msi_data_off = PCI_MSI_DATA_32;
|
||
if (msg_ctl & PCI_MSI_FLAGS_64BIT)
|
||
msi_data_off = PCI_MSI_DATA_64;
|
||
pci_read_config_word(dev, msi_loc + msi_data_off, &msg_dat);
|
||
|
||
irq = msg_dat & 0x1ff; /* we use msg_data<8:0> */
|
||
irq += 0x80; /* offset for lsi */
|
||
|
||
#if 1
|
||
printk("PCI:%d:%d:%d (hose %d) is using MSI\n",
|
||
dev->bus->number,
|
||
PCI_SLOT(dev->devfn),
|
||
PCI_FUNC(dev->devfn),
|
||
hose->index);
|
||
printk(" %d message(s) from 0x%04x\n",
|
||
1 << ((msg_ctl & PCI_MSI_FLAGS_QSIZE) >> 4),
|
||
msg_dat);
|
||
printk(" reporting on %d IRQ(s) from %d (0x%x)\n",
|
||
1 << ((msg_ctl & PCI_MSI_FLAGS_QSIZE) >> 4),
|
||
(irq + 16) | (io7->pe << MARVEL_IRQ_VEC_PE_SHIFT),
|
||
(irq + 16) | (io7->pe << MARVEL_IRQ_VEC_PE_SHIFT));
|
||
#endif
|
||
|
||
#if 0
|
||
pci_write_config_word(dev, msi_loc + PCI_MSI_FLAGS,
|
||
msg_ctl & ~PCI_MSI_FLAGS_ENABLE);
|
||
pci_read_config_byte(dev, PCI_INTERRUPT_LINE, &intline);
|
||
irq = intline;
|
||
|
||
printk(" forcing LSI interrupt on irq %d [0x%x]\n", irq, irq);
|
||
#endif
|
||
}
|
||
|
||
irq += 16; /* offset for legacy */
|
||
irq |= io7->pe << MARVEL_IRQ_VEC_PE_SHIFT; /* merge the pid */
|
||
|
||
return irq;
|
||
}
|
||
|
||
static void __init
|
||
marvel_init_pci(void)
|
||
{
|
||
struct io7 *io7;
|
||
|
||
marvel_register_error_handlers();
|
||
|
||
/* Indicate that we trust the console to configure things properly */
|
||
pci_set_flags(PCI_PROBE_ONLY);
|
||
common_init_pci();
|
||
locate_and_init_vga(NULL);
|
||
|
||
/* Clear any io7 errors. */
|
||
for (io7 = NULL; (io7 = marvel_next_io7(io7)) != NULL; )
|
||
io7_clear_errors(io7);
|
||
}
|
||
|
||
static void __init
|
||
marvel_init_rtc(void)
|
||
{
|
||
init_rtc_irq();
|
||
}
|
||
|
||
static void
|
||
marvel_smp_callin(void)
|
||
{
|
||
int cpuid = hard_smp_processor_id();
|
||
struct io7 *io7 = marvel_find_io7(cpuid);
|
||
unsigned int i;
|
||
|
||
if (!io7)
|
||
return;
|
||
|
||
/*
|
||
* There is a local IO7 - redirect all of its interrupts here.
|
||
*/
|
||
printk("Redirecting IO7 interrupts to local CPU at PE %u\n", cpuid);
|
||
|
||
/* Redirect the error IRQS here. */
|
||
io7_redirect_irq(io7, &io7->csrs->HLT_CTL.csr, cpuid);
|
||
io7_redirect_irq(io7, &io7->csrs->HPI_CTL.csr, cpuid);
|
||
io7_redirect_irq(io7, &io7->csrs->CRD_CTL.csr, cpuid);
|
||
io7_redirect_irq(io7, &io7->csrs->STV_CTL.csr, cpuid);
|
||
io7_redirect_irq(io7, &io7->csrs->HEI_CTL.csr, cpuid);
|
||
|
||
/* Redirect the implemented LSIs here. */
|
||
for (i = 0; i < 0x60; ++i)
|
||
io7_redirect_one_lsi(io7, i, cpuid);
|
||
|
||
io7_redirect_one_lsi(io7, 0x74, cpuid);
|
||
io7_redirect_one_lsi(io7, 0x75, cpuid);
|
||
|
||
/* Redirect the MSIs here. */
|
||
for (i = 0; i < 16; ++i)
|
||
io7_redirect_one_msi(io7, i, cpuid);
|
||
}
|
||
|
||
/*
|
||
* System Vectors
|
||
*/
|
||
struct alpha_machine_vector marvel_ev7_mv __initmv = {
|
||
.vector_name = "MARVEL/EV7",
|
||
DO_EV7_MMU,
|
||
.rtc_port = 0x70,
|
||
.rtc_boot_cpu_only = 1,
|
||
DO_MARVEL_IO,
|
||
.machine_check = marvel_machine_check,
|
||
.max_isa_dma_address = ALPHA_MAX_ISA_DMA_ADDRESS,
|
||
.min_io_address = DEFAULT_IO_BASE,
|
||
.min_mem_address = DEFAULT_MEM_BASE,
|
||
.pci_dac_offset = IO7_DAC_OFFSET,
|
||
|
||
.nr_irqs = MARVEL_NR_IRQS,
|
||
.device_interrupt = io7_device_interrupt,
|
||
|
||
.agp_info = marvel_agp_info,
|
||
|
||
.smp_callin = marvel_smp_callin,
|
||
.init_arch = marvel_init_arch,
|
||
.init_irq = marvel_init_irq,
|
||
.init_rtc = marvel_init_rtc,
|
||
.init_pci = marvel_init_pci,
|
||
.kill_arch = marvel_kill_arch,
|
||
.pci_map_irq = marvel_map_irq,
|
||
.pci_swizzle = common_swizzle,
|
||
|
||
.pa_to_nid = marvel_pa_to_nid,
|
||
.cpuid_to_nid = marvel_cpuid_to_nid,
|
||
.node_mem_start = marvel_node_mem_start,
|
||
.node_mem_size = marvel_node_mem_size,
|
||
};
|
||
ALIAS_MV(marvel_ev7)
|