mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 11:18:45 +07:00
126ae9adc1
The default cache operations for ARM64 were changed during 3.15. To use coherent operations a "dma-coherent" device tree property is required. If that property is not present in the device tree node then the non-coherent operations are assigned for the device. Add support to the ccp driver to assign the AXI DMA cache settings based on whether the "dma-coherent" property is present in the device node. If present, use settings that work with the caches. If not present, use settings that do not look at the caches. Signed-off-by: Tom Lendacky <thomas.lendacky@amd.com> Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
20 lines
567 B
Plaintext
20 lines
567 B
Plaintext
* AMD Cryptographic Coprocessor driver (ccp)
|
|
|
|
Required properties:
|
|
- compatible: Should be "amd,ccp-seattle-v1a"
|
|
- reg: Address and length of the register set for the device
|
|
- interrupt-parent: Should be the phandle for the interrupt controller
|
|
that services interrupts for this device
|
|
- interrupts: Should contain the CCP interrupt
|
|
|
|
Optional properties:
|
|
- dma-coherent: Present if dma operations are coherent
|
|
|
|
Example:
|
|
ccp@e0100000 {
|
|
compatible = "amd,ccp-seattle-v1a";
|
|
reg = <0 0xe0100000 0 0x10000>;
|
|
interrupt-parent = <&gic>;
|
|
interrupts = <0 3 4>;
|
|
};
|