mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-23 10:48:05 +07:00
d7929c1e13
Backmerge drm-next and fix up conflicts due to drmP.h removal. Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
86 lines
2.4 KiB
C
86 lines
2.4 KiB
C
/*
|
|
* Copyright 2018 Advanced Micro Devices, Inc.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
|
|
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
|
|
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
|
* OTHER DEALINGS IN THE SOFTWARE.
|
|
*
|
|
*/
|
|
|
|
#include "amdgpu.h"
|
|
#include "amdgpu_sdma.h"
|
|
|
|
#define AMDGPU_CSA_SDMA_SIZE 64
|
|
/* SDMA CSA reside in the 3rd page of CSA */
|
|
#define AMDGPU_CSA_SDMA_OFFSET (4096 * 2)
|
|
|
|
/*
|
|
* GPU SDMA IP block helpers function.
|
|
*/
|
|
|
|
struct amdgpu_sdma_instance *amdgpu_sdma_get_instance_from_ring(struct amdgpu_ring *ring)
|
|
{
|
|
struct amdgpu_device *adev = ring->adev;
|
|
int i;
|
|
|
|
for (i = 0; i < adev->sdma.num_instances; i++)
|
|
if (ring == &adev->sdma.instance[i].ring ||
|
|
ring == &adev->sdma.instance[i].page)
|
|
return &adev->sdma.instance[i];
|
|
|
|
return NULL;
|
|
}
|
|
|
|
int amdgpu_sdma_get_index_from_ring(struct amdgpu_ring *ring, uint32_t *index)
|
|
{
|
|
struct amdgpu_device *adev = ring->adev;
|
|
int i;
|
|
|
|
for (i = 0; i < adev->sdma.num_instances; i++) {
|
|
if (ring == &adev->sdma.instance[i].ring ||
|
|
ring == &adev->sdma.instance[i].page) {
|
|
*index = i;
|
|
return 0;
|
|
}
|
|
}
|
|
|
|
return -EINVAL;
|
|
}
|
|
|
|
uint64_t amdgpu_sdma_get_csa_mc_addr(struct amdgpu_ring *ring,
|
|
unsigned vmid)
|
|
{
|
|
struct amdgpu_device *adev = ring->adev;
|
|
uint64_t csa_mc_addr;
|
|
uint32_t index = 0;
|
|
int r;
|
|
|
|
if (vmid == 0 || !amdgpu_mcbp)
|
|
return 0;
|
|
|
|
r = amdgpu_sdma_get_index_from_ring(ring, &index);
|
|
|
|
if (r || index > 31)
|
|
csa_mc_addr = 0;
|
|
else
|
|
csa_mc_addr = amdgpu_csa_vaddr(adev) +
|
|
AMDGPU_CSA_SDMA_OFFSET +
|
|
index * AMDGPU_CSA_SDMA_SIZE;
|
|
|
|
return csa_mc_addr;
|
|
}
|