Radha Mohan Chintakuntla 87366d8cf7 arm64: Add boot time configuration of Intermediate Physical Address size ... ARMv8 supports a range of physical address bit sizes. The PARange bits from ID_AA64MMFR0_EL1 register are read during boot-time and the intermediate physical address size bits are written in the translation control registers (TCR_EL1 and VTCR_EL2). There is no change in the VA bits and levels of translation. Signed-off-by: Radha Mohan Chintakuntla <rchintakuntla@cavium.com> Reviewed-by: Will Deacon <Will.deacon@arm.com> Acked-by: Marc Zyngier <marc.zyngier@arm.com> Signed-off-by: Catalin Marinas <catalin.marinas@arm.com>		2014-03-13 11:22:36 +00:00
..
cache.S	arm64: remove unnecessary cache flush at boot	2014-03-04 01:07:22 +00:00
context.c
copypage.c
dma-mapping.c	arm64: Implement coherent DMA API based on swiotlb	2014-02-27 17:16:59 +00:00
extable.c
fault.c	arm64: Make do_bad_area() function static	2013-09-20 09:56:05 +01:00
flush.c
hugetlbpage.c
init.c	arm64: Use swiotlb late initialisation	2014-02-27 14:11:53 +00:00
ioremap.c	arm64: allow ioremap_cache() to use existing RAM mappings	2013-10-30 12:10:37 +00:00
Makefile
mm.h
mmap.c
mmu.c	arm64: Invalidate the TLB when replacing pmd entries during boot	2014-02-05 10:30:51 +00:00
pgd.c	arm64: simplify pgd_alloc	2014-02-05 10:45:07 +00:00
proc-macros.S	arm64: mm: use ubfm for dcache_line_size	2014-01-22 16:23:58 +00:00
proc.S	arm64: Add boot time configuration of Intermediate Physical Address size	2014-03-13 11:22:36 +00:00
tlb.S	arm64: use correct register width when retrieving ASID	2013-09-25 16:42:23 +01:00