mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 11:18:45 +07:00
0e646c52cf
This driver adds support for the AXI clkgen pcore to the common clock framework. The AXI clkgen pcore is a AXI front-end to the MMCM_ADV frequency synthesizer commonly found in Xilinx FPGAs. The AXI clkgen pcore is used in Analog Devices' reference designs targeting Xilinx FPGAs. Signed-off-by: Lars-Peter Clausen <lars@metafoo.de> Signed-off-by: Mike Turquette <mturquette@linaro.org>
23 lines
621 B
Plaintext
23 lines
621 B
Plaintext
Binding for the axi-clkgen clock generator
|
|
|
|
This binding uses the common clock binding[1].
|
|
|
|
[1] Documentation/devicetree/bindings/clock/clock-bindings.txt
|
|
|
|
Required properties:
|
|
- compatible : shall be "adi,axi-clkgen".
|
|
- #clock-cells : from common clock binding; Should always be set to 0.
|
|
- reg : Address and length of the axi-clkgen register set.
|
|
- clocks : Phandle and clock specifier for the parent clock.
|
|
|
|
Optional properties:
|
|
- clock-output-names : From common clock binding.
|
|
|
|
Example:
|
|
clock@0xff000000 {
|
|
compatible = "adi,axi-clkgen";
|
|
#clock-cells = <0>;
|
|
reg = <0xff000000 0x1000>;
|
|
clocks = <&osc 1>;
|
|
};
|