mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-24 14:29:32 +07:00
8551cdeb2a
Remove the definitions for the VCAP IS2 table from ocelot_ace.c, since it is specific to VSC7514. The VSC9959 VCAP IS2 table supports more rules (1024 instead of 64) and has a different width for the action (89 bits instead of 99). Signed-off-by: Vladimir Oltean <vladimir.oltean@nxp.com> Signed-off-by: David S. Miller <davem@davemloft.net>
206 lines
5.4 KiB
C
206 lines
5.4 KiB
C
/* SPDX-License-Identifier: (GPL-2.0 OR MIT)
|
|
* Microsemi Ocelot Switch driver
|
|
* Copyright (c) 2019 Microsemi Corporation
|
|
*/
|
|
|
|
#ifndef _OCELOT_VCAP_H_
|
|
#define _OCELOT_VCAP_H_
|
|
|
|
/* =================================================================
|
|
* VCAP Common
|
|
* =================================================================
|
|
*/
|
|
|
|
enum {
|
|
/* VCAP_IS1, */
|
|
VCAP_IS2,
|
|
/* VCAP_ES0, */
|
|
};
|
|
|
|
struct vcap_props {
|
|
u16 tg_width; /* Type-group width (in bits) */
|
|
u16 sw_count; /* Sub word count */
|
|
u16 entry_count; /* Entry count */
|
|
u16 entry_words; /* Number of entry words */
|
|
u16 entry_width; /* Entry width (in bits) */
|
|
u16 action_count; /* Action count */
|
|
u16 action_words; /* Number of action words */
|
|
u16 action_width; /* Action width (in bits) */
|
|
u16 action_type_width; /* Action type width (in bits) */
|
|
struct {
|
|
u16 width; /* Action type width (in bits) */
|
|
u16 count; /* Action type sub word count */
|
|
} action_table[2];
|
|
u16 counter_words; /* Number of counter words */
|
|
u16 counter_width; /* Counter width (in bits) */
|
|
};
|
|
|
|
/* VCAP Type-Group values */
|
|
#define VCAP_TG_NONE 0 /* Entry is invalid */
|
|
#define VCAP_TG_FULL 1 /* Full entry */
|
|
#define VCAP_TG_HALF 2 /* Half entry */
|
|
#define VCAP_TG_QUARTER 3 /* Quarter entry */
|
|
|
|
/* =================================================================
|
|
* VCAP IS2
|
|
* =================================================================
|
|
*/
|
|
|
|
/* IS2 half key types */
|
|
#define IS2_TYPE_ETYPE 0
|
|
#define IS2_TYPE_LLC 1
|
|
#define IS2_TYPE_SNAP 2
|
|
#define IS2_TYPE_ARP 3
|
|
#define IS2_TYPE_IP_UDP_TCP 4
|
|
#define IS2_TYPE_IP_OTHER 5
|
|
#define IS2_TYPE_IPV6 6
|
|
#define IS2_TYPE_OAM 7
|
|
#define IS2_TYPE_SMAC_SIP6 8
|
|
#define IS2_TYPE_ANY 100 /* Pseudo type */
|
|
|
|
/* IS2 half key type mask for matching any IP */
|
|
#define IS2_TYPE_MASK_IP_ANY 0xe
|
|
|
|
enum {
|
|
IS2_ACTION_TYPE_NORMAL,
|
|
IS2_ACTION_TYPE_SMAC_SIP,
|
|
IS2_ACTION_TYPE_MAX,
|
|
};
|
|
|
|
/* IS2 MASK_MODE values */
|
|
#define IS2_ACT_MASK_MODE_NONE 0
|
|
#define IS2_ACT_MASK_MODE_FILTER 1
|
|
#define IS2_ACT_MASK_MODE_POLICY 2
|
|
#define IS2_ACT_MASK_MODE_REDIR 3
|
|
|
|
/* IS2 REW_OP values */
|
|
#define IS2_ACT_REW_OP_NONE 0
|
|
#define IS2_ACT_REW_OP_PTP_ONE 2
|
|
#define IS2_ACT_REW_OP_PTP_TWO 3
|
|
#define IS2_ACT_REW_OP_SPECIAL 8
|
|
#define IS2_ACT_REW_OP_PTP_ORG 9
|
|
#define IS2_ACT_REW_OP_PTP_ONE_SUB_DELAY_1 (IS2_ACT_REW_OP_PTP_ONE | (1 << 3))
|
|
#define IS2_ACT_REW_OP_PTP_ONE_SUB_DELAY_2 (IS2_ACT_REW_OP_PTP_ONE | (2 << 3))
|
|
#define IS2_ACT_REW_OP_PTP_ONE_ADD_DELAY (IS2_ACT_REW_OP_PTP_ONE | (1 << 5))
|
|
#define IS2_ACT_REW_OP_PTP_ONE_ADD_SUB BIT(7)
|
|
|
|
#define VCAP_PORT_WIDTH 4
|
|
|
|
/* IS2 quarter key - SMAC_SIP4 */
|
|
#define IS2_QKO_IGR_PORT 0
|
|
#define IS2_QKL_IGR_PORT VCAP_PORT_WIDTH
|
|
#define IS2_QKO_L2_SMAC (IS2_QKO_IGR_PORT + IS2_QKL_IGR_PORT)
|
|
#define IS2_QKL_L2_SMAC 48
|
|
#define IS2_QKO_L3_IP4_SIP (IS2_QKO_L2_SMAC + IS2_QKL_L2_SMAC)
|
|
#define IS2_QKL_L3_IP4_SIP 32
|
|
|
|
enum vcap_is2_half_key_field {
|
|
/* Common */
|
|
VCAP_IS2_TYPE,
|
|
VCAP_IS2_HK_FIRST,
|
|
VCAP_IS2_HK_PAG,
|
|
VCAP_IS2_HK_RSV1,
|
|
VCAP_IS2_HK_IGR_PORT_MASK,
|
|
VCAP_IS2_HK_RSV2,
|
|
VCAP_IS2_HK_HOST_MATCH,
|
|
VCAP_IS2_HK_L2_MC,
|
|
VCAP_IS2_HK_L2_BC,
|
|
VCAP_IS2_HK_VLAN_TAGGED,
|
|
VCAP_IS2_HK_VID,
|
|
VCAP_IS2_HK_DEI,
|
|
VCAP_IS2_HK_PCP,
|
|
/* MAC_ETYPE / MAC_LLC / MAC_SNAP / OAM common */
|
|
VCAP_IS2_HK_L2_DMAC,
|
|
VCAP_IS2_HK_L2_SMAC,
|
|
/* MAC_ETYPE (TYPE=000) */
|
|
VCAP_IS2_HK_MAC_ETYPE_ETYPE,
|
|
VCAP_IS2_HK_MAC_ETYPE_L2_PAYLOAD0,
|
|
VCAP_IS2_HK_MAC_ETYPE_L2_PAYLOAD1,
|
|
VCAP_IS2_HK_MAC_ETYPE_L2_PAYLOAD2,
|
|
/* MAC_LLC (TYPE=001) */
|
|
VCAP_IS2_HK_MAC_LLC_DMAC,
|
|
VCAP_IS2_HK_MAC_LLC_SMAC,
|
|
VCAP_IS2_HK_MAC_LLC_L2_LLC,
|
|
/* MAC_SNAP (TYPE=010) */
|
|
VCAP_IS2_HK_MAC_SNAP_SMAC,
|
|
VCAP_IS2_HK_MAC_SNAP_DMAC,
|
|
VCAP_IS2_HK_MAC_SNAP_L2_SNAP,
|
|
/* MAC_ARP (TYPE=011) */
|
|
VCAP_IS2_HK_MAC_ARP_SMAC,
|
|
VCAP_IS2_HK_MAC_ARP_ADDR_SPACE_OK,
|
|
VCAP_IS2_HK_MAC_ARP_PROTO_SPACE_OK,
|
|
VCAP_IS2_HK_MAC_ARP_LEN_OK,
|
|
VCAP_IS2_HK_MAC_ARP_TARGET_MATCH,
|
|
VCAP_IS2_HK_MAC_ARP_SENDER_MATCH,
|
|
VCAP_IS2_HK_MAC_ARP_OPCODE_UNKNOWN,
|
|
VCAP_IS2_HK_MAC_ARP_OPCODE,
|
|
VCAP_IS2_HK_MAC_ARP_L3_IP4_DIP,
|
|
VCAP_IS2_HK_MAC_ARP_L3_IP4_SIP,
|
|
VCAP_IS2_HK_MAC_ARP_DIP_EQ_SIP,
|
|
/* IP4_TCP_UDP / IP4_OTHER common */
|
|
VCAP_IS2_HK_IP4,
|
|
VCAP_IS2_HK_L3_FRAGMENT,
|
|
VCAP_IS2_HK_L3_FRAG_OFS_GT0,
|
|
VCAP_IS2_HK_L3_OPTIONS,
|
|
VCAP_IS2_HK_IP4_L3_TTL_GT0,
|
|
VCAP_IS2_HK_L3_TOS,
|
|
VCAP_IS2_HK_L3_IP4_DIP,
|
|
VCAP_IS2_HK_L3_IP4_SIP,
|
|
VCAP_IS2_HK_DIP_EQ_SIP,
|
|
/* IP4_TCP_UDP (TYPE=100) */
|
|
VCAP_IS2_HK_TCP,
|
|
VCAP_IS2_HK_L4_SPORT,
|
|
VCAP_IS2_HK_L4_DPORT,
|
|
VCAP_IS2_HK_L4_RNG,
|
|
VCAP_IS2_HK_L4_SPORT_EQ_DPORT,
|
|
VCAP_IS2_HK_L4_SEQUENCE_EQ0,
|
|
VCAP_IS2_HK_L4_URG,
|
|
VCAP_IS2_HK_L4_ACK,
|
|
VCAP_IS2_HK_L4_PSH,
|
|
VCAP_IS2_HK_L4_RST,
|
|
VCAP_IS2_HK_L4_SYN,
|
|
VCAP_IS2_HK_L4_FIN,
|
|
VCAP_IS2_HK_L4_1588_DOM,
|
|
VCAP_IS2_HK_L4_1588_VER,
|
|
/* IP4_OTHER (TYPE=101) */
|
|
VCAP_IS2_HK_IP4_L3_PROTO,
|
|
VCAP_IS2_HK_L3_PAYLOAD,
|
|
/* IP6_STD (TYPE=110) */
|
|
VCAP_IS2_HK_IP6_L3_TTL_GT0,
|
|
VCAP_IS2_HK_IP6_L3_PROTO,
|
|
VCAP_IS2_HK_L3_IP6_SIP,
|
|
/* OAM (TYPE=111) */
|
|
VCAP_IS2_HK_OAM_MEL_FLAGS,
|
|
VCAP_IS2_HK_OAM_VER,
|
|
VCAP_IS2_HK_OAM_OPCODE,
|
|
VCAP_IS2_HK_OAM_FLAGS,
|
|
VCAP_IS2_HK_OAM_MEPID,
|
|
VCAP_IS2_HK_OAM_CCM_CNTS_EQ0,
|
|
VCAP_IS2_HK_OAM_IS_Y1731,
|
|
};
|
|
|
|
struct vcap_field {
|
|
int offset;
|
|
int length;
|
|
};
|
|
|
|
enum vcap_is2_action_field {
|
|
VCAP_IS2_ACT_HIT_ME_ONCE,
|
|
VCAP_IS2_ACT_CPU_COPY_ENA,
|
|
VCAP_IS2_ACT_CPU_QU_NUM,
|
|
VCAP_IS2_ACT_MASK_MODE,
|
|
VCAP_IS2_ACT_MIRROR_ENA,
|
|
VCAP_IS2_ACT_LRN_DIS,
|
|
VCAP_IS2_ACT_POLICE_ENA,
|
|
VCAP_IS2_ACT_POLICE_IDX,
|
|
VCAP_IS2_ACT_POLICE_VCAP_ONLY,
|
|
VCAP_IS2_ACT_PORT_MASK,
|
|
VCAP_IS2_ACT_REW_OP,
|
|
VCAP_IS2_ACT_SMAC_REPLACE_ENA,
|
|
VCAP_IS2_ACT_RSV,
|
|
VCAP_IS2_ACT_ACL_ID,
|
|
VCAP_IS2_ACT_HIT_CNT,
|
|
};
|
|
|
|
#endif /* _OCELOT_VCAP_H_ */
|