mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-13 08:46:45 +07:00
6462c6160a
The name of the define for the Reset-Out-Mask register as well as its bit for the watchdog reset are changed to match the names used for Kirkwood (which in turn match the processor specification more closely). There is no functional change. This patch prepares for adding orion5x_wdt as a platform device to Kirkwood. Signed-off-by: Thomas Reitmayr <treitmayr@devbase.at> Signed-off-by: Nicolas Pitre <nico@marvell.com>
42 lines
1.1 KiB
C
42 lines
1.1 KiB
C
/*
|
|
* arch/arm/mach-orion5x/include/mach/bridge-regs.h
|
|
*
|
|
* Orion CPU Bridge Registers
|
|
*
|
|
* This file is licensed under the terms of the GNU General Public
|
|
* License version 2. This program is licensed "as is" without any
|
|
* warranty of any kind, whether express or implied.
|
|
*/
|
|
|
|
#ifndef __ASM_ARCH_BRIDGE_REGS_H
|
|
#define __ASM_ARCH_BRIDGE_REGS_H
|
|
|
|
#include <mach/orion5x.h>
|
|
|
|
#define CPU_CONF (ORION5X_BRIDGE_VIRT_BASE | 0x100)
|
|
|
|
#define CPU_CTRL (ORION5X_BRIDGE_VIRT_BASE | 0x104)
|
|
|
|
#define RSTOUTn_MASK (ORION5X_BRIDGE_VIRT_BASE | 0x108)
|
|
#define WDT_RESET_OUT_EN 0x0002
|
|
|
|
#define CPU_SOFT_RESET (ORION5X_BRIDGE_VIRT_BASE | 0x10c)
|
|
|
|
#define POWER_MNG_CTRL_REG (ORION5X_BRIDGE_VIRT_BASE | 0x11C)
|
|
|
|
#define BRIDGE_CAUSE (ORION5X_BRIDGE_VIRT_BASE | 0x110)
|
|
#define WDT_INT_REQ 0x0008
|
|
|
|
#define BRIDGE_MASK (ORION5X_BRIDGE_VIRT_BASE | 0x114)
|
|
#define BRIDGE_INT_TIMER0 0x0002
|
|
#define BRIDGE_INT_TIMER1 0x0004
|
|
#define BRIDGE_INT_TIMER1_CLR (~0x0004)
|
|
|
|
#define MAIN_IRQ_CAUSE (ORION5X_BRIDGE_VIRT_BASE | 0x200)
|
|
|
|
#define MAIN_IRQ_MASK (ORION5X_BRIDGE_VIRT_BASE | 0x204)
|
|
|
|
#define TIMER_VIRT_BASE (ORION5X_BRIDGE_VIRT_BASE | 0x300)
|
|
|
|
#endif
|