mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 11:18:45 +07:00
f6c0ffa8f0
Besides some fixes and cleanups in the code there are three more important changes to point out this time: * New IOMMU driver for the ARM SHMOBILE platform * An IOMMU-API extension for non-paging IOMMUs (required for upcoming PAMU driver) * Rework of the way the Tegra IOMMU driver accesses its registetrs - register windows are easier to extend now. There are also a few changes to non-iommu code, but that is acked by the respective maintainers. -----BEGIN PGP SIGNATURE----- Version: GnuPG v1.4.11 (GNU/Linux) iQIcBAABAgAGBQJRK0gMAAoJECvwRC2XARrjHAwQANIJjqgZECxqx/MuAfmvkvA0 gRvlqBh/LWQhm/PlkpvqTMq7YY9kH1sxk+UD32oJok3XnScQWfcrJNmpijLo9/9Z XyMTXQrGX0X+LWAXLIBXrlbV37mztHFEVxYrO+jiEGKP8+153sguPvmu0y6wC2AZ RhsrVftDE7OIqdTGo8+ORCKOg7ZXNJ04hER4vW8I+0LLP1m6nnHXSKZ4E6Vmtc9K YgfcwwsduYOkboMK5S0XLl58Xqiq53iXw3R+wSFIsFVVQ9Zp5yZzUGphvSQvDOBc fX01M+Ouu+bT5U2DlDmYCnL3K14Mr7TqlH78Loq3w6yHRm1fxQoiF5vm98ZAmFde nU6WCJNks0z+hIlkdIlrLgvBd8nWubGOtU3EfhzseawF1WexIusTqO4Fkp+rNJk0 wZ8h2ATUCch17BE8O794lCQuOwHQ6q7JcQmVz2GPJ83GEvQW1svKzzPIPBm0yLW3 hCS9T9O+Bic0Bx+L7QXu5D1aRxJskJUPnINVirfSUXb0vVLb/U9jGNgITf2A9XCl p5z0i4RriDwCzg9917U4ZvjYbf3rjdMRwJ5TAxNqRrooMbGvOTZCJzIjujv82Adp BDm8HZx3FZP/8S5hfE5Ahr4gaNle8jnO53G6jKkjDuSG6DP+XMEj82oSJ/M+Rnld nCvEUi0bXhwHOOfdmgNU =G4Ot -----END PGP SIGNATURE----- Merge tag 'iommu-updates-v3.9' of git://git.kernel.org/pub/scm/linux/kernel/git/joro/iommu Pull IOMMU Updates from Joerg Roedel: "Besides some fixes and cleanups in the code there are three more important changes to point out this time: * New IOMMU driver for the ARM SHMOBILE platform * An IOMMU-API extension for non-paging IOMMUs (required for upcoming PAMU driver) * Rework of the way the Tegra IOMMU driver accesses its registetrs - register windows are easier to extend now. There are also a few changes to non-iommu code, but that is acked by the respective maintainers." * tag 'iommu-updates-v3.9' of git://git.kernel.org/pub/scm/linux/kernel/git/joro/iommu: (23 commits) iommu/tegra: assume CONFIG_OF in SMMU driver iommu/tegra: assume CONFIG_OF in gart driver iommu/amd: Remove redundant NULL check before dma_ops_domain_free(). iommu/amd: Initialize device table after dma_ops iommu/vt-d: Zero out allocated memory in dmar_enable_qi iommu/tegra: smmu: Fix incorrect mask for regbase iommu/exynos: Make exynos_sysmmu_disable static ARM: mach-shmobile: r8a7740: Add IPMMU device ARM: mach-shmobile: sh73a0: Add IPMMU device ARM: mach-shmobile: sh7372: Add IPMMU device iommu/shmobile: Add iommu driver for Renesas IPMMU modules iommu: Add DOMAIN_ATTR_WINDOWS domain attribute iommu: Add domain window handling functions iommu: Implement DOMAIN_ATTR_PAGING attribute iommu: Check for valid pgsize_bitmap in iommu_map/unmap iommu: Make sure DOMAIN_ATTR_MAX is really the maximum iommu/tegra: smmu: Change SMMU's dependency on ARCH_TEGRA iommu/tegra: smmu: Use helper function to check for valid register offset iommu/tegra: smmu: Support variable MMIO ranges/blocks iommu/tegra: Add missing spinlock initialization ...
224 lines
8.2 KiB
C
224 lines
8.2 KiB
C
/*
|
|
* SAMSUNG EXYNOS5250 Flattened Device Tree enabled machine
|
|
*
|
|
* Copyright (c) 2012 Samsung Electronics Co., Ltd.
|
|
* http://www.samsung.com
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
#include <linux/of_platform.h>
|
|
#include <linux/of_fdt.h>
|
|
#include <linux/serial_core.h>
|
|
#include <linux/memblock.h>
|
|
#include <linux/io.h>
|
|
|
|
#include <asm/mach/arch.h>
|
|
#include <mach/map.h>
|
|
#include <mach/regs-pmu.h>
|
|
|
|
#include <plat/cpu.h>
|
|
#include <plat/regs-serial.h>
|
|
#include <plat/mfc.h>
|
|
|
|
#include "common.h"
|
|
|
|
/*
|
|
* The following lookup table is used to override device names when devices
|
|
* are registered from device tree. This is temporarily added to enable
|
|
* device tree support addition for the EXYNOS5 architecture.
|
|
*
|
|
* For drivers that require platform data to be provided from the machine
|
|
* file, a platform data pointer can also be supplied along with the
|
|
* devices names. Usually, the platform data elements that cannot be parsed
|
|
* from the device tree by the drivers (example: function pointers) are
|
|
* supplied. But it should be noted that this is a temporary mechanism and
|
|
* at some point, the drivers should be capable of parsing all the platform
|
|
* data from the device tree.
|
|
*/
|
|
static const struct of_dev_auxdata exynos5250_auxdata_lookup[] __initconst = {
|
|
OF_DEV_AUXDATA("samsung,exynos4210-uart", EXYNOS5_PA_UART0,
|
|
"exynos4210-uart.0", NULL),
|
|
OF_DEV_AUXDATA("samsung,exynos4210-uart", EXYNOS5_PA_UART1,
|
|
"exynos4210-uart.1", NULL),
|
|
OF_DEV_AUXDATA("samsung,exynos4210-uart", EXYNOS5_PA_UART2,
|
|
"exynos4210-uart.2", NULL),
|
|
OF_DEV_AUXDATA("samsung,exynos4210-uart", EXYNOS5_PA_UART3,
|
|
"exynos4210-uart.3", NULL),
|
|
OF_DEV_AUXDATA("samsung,s3c2440-i2c", EXYNOS5_PA_IIC(0),
|
|
"s3c2440-i2c.0", NULL),
|
|
OF_DEV_AUXDATA("samsung,s3c2440-i2c", EXYNOS5_PA_IIC(1),
|
|
"s3c2440-i2c.1", NULL),
|
|
OF_DEV_AUXDATA("samsung,s3c2440-i2c", EXYNOS5_PA_IIC(2),
|
|
"s3c2440-i2c.2", NULL),
|
|
OF_DEV_AUXDATA("samsung,s3c2440-i2c", EXYNOS5_PA_IIC(3),
|
|
"s3c2440-i2c.3", NULL),
|
|
OF_DEV_AUXDATA("samsung,s3c2440-i2c", EXYNOS5_PA_IIC(4),
|
|
"s3c2440-i2c.4", NULL),
|
|
OF_DEV_AUXDATA("samsung,s3c2440-i2c", EXYNOS5_PA_IIC(5),
|
|
"s3c2440-i2c.5", NULL),
|
|
OF_DEV_AUXDATA("samsung,s3c2440-i2c", EXYNOS5_PA_IIC(6),
|
|
"s3c2440-i2c.6", NULL),
|
|
OF_DEV_AUXDATA("samsung,s3c2440-i2c", EXYNOS5_PA_IIC(7),
|
|
"s3c2440-i2c.7", NULL),
|
|
OF_DEV_AUXDATA("samsung,s3c2440-hdmiphy-i2c", EXYNOS5_PA_IIC(8),
|
|
"s3c2440-hdmiphy-i2c", NULL),
|
|
OF_DEV_AUXDATA("samsung,exynos5250-dw-mshc", EXYNOS5_PA_DWMCI0,
|
|
"dw_mmc.0", NULL),
|
|
OF_DEV_AUXDATA("samsung,exynos5250-dw-mshc", EXYNOS5_PA_DWMCI1,
|
|
"dw_mmc.1", NULL),
|
|
OF_DEV_AUXDATA("samsung,exynos5250-dw-mshc", EXYNOS5_PA_DWMCI2,
|
|
"dw_mmc.2", NULL),
|
|
OF_DEV_AUXDATA("samsung,exynos5250-dw-mshc", EXYNOS5_PA_DWMCI3,
|
|
"dw_mmc.3", NULL),
|
|
OF_DEV_AUXDATA("samsung,exynos4210-spi", EXYNOS5_PA_SPI0,
|
|
"exynos4210-spi.0", NULL),
|
|
OF_DEV_AUXDATA("samsung,exynos4210-spi", EXYNOS5_PA_SPI1,
|
|
"exynos4210-spi.1", NULL),
|
|
OF_DEV_AUXDATA("samsung,exynos4210-spi", EXYNOS5_PA_SPI2,
|
|
"exynos4210-spi.2", NULL),
|
|
OF_DEV_AUXDATA("samsung,exynos5-sata-ahci", 0x122F0000,
|
|
"exynos5-sata", NULL),
|
|
OF_DEV_AUXDATA("samsung,exynos5-sata-phy", 0x12170000,
|
|
"exynos5-sata-phy", NULL),
|
|
OF_DEV_AUXDATA("samsung,exynos5-sata-phy-i2c", 0x121D0000,
|
|
"exynos5-sata-phy-i2c", NULL),
|
|
OF_DEV_AUXDATA("arm,pl330", EXYNOS5_PA_PDMA0, "dma-pl330.0", NULL),
|
|
OF_DEV_AUXDATA("arm,pl330", EXYNOS5_PA_PDMA1, "dma-pl330.1", NULL),
|
|
OF_DEV_AUXDATA("arm,pl330", EXYNOS5_PA_MDMA1, "dma-pl330.2", NULL),
|
|
OF_DEV_AUXDATA("samsung,exynos5-gsc", EXYNOS5_PA_GSC0,
|
|
"exynos-gsc.0", NULL),
|
|
OF_DEV_AUXDATA("samsung,exynos5-gsc", EXYNOS5_PA_GSC1,
|
|
"exynos-gsc.1", NULL),
|
|
OF_DEV_AUXDATA("samsung,exynos5-gsc", EXYNOS5_PA_GSC2,
|
|
"exynos-gsc.2", NULL),
|
|
OF_DEV_AUXDATA("samsung,exynos5-gsc", EXYNOS5_PA_GSC3,
|
|
"exynos-gsc.3", NULL),
|
|
OF_DEV_AUXDATA("samsung,exynos5-hdmi", 0x14530000,
|
|
"exynos5-hdmi", NULL),
|
|
OF_DEV_AUXDATA("samsung,exynos5-mixer", 0x14450000,
|
|
"exynos5-mixer", NULL),
|
|
OF_DEV_AUXDATA("samsung,mfc-v6", 0x11000000, "s5p-mfc-v6", NULL),
|
|
OF_DEV_AUXDATA("samsung,exynos5250-tmu", 0x10060000,
|
|
"exynos-tmu", NULL),
|
|
OF_DEV_AUXDATA("samsung,i2s-v5", 0x03830000,
|
|
"samsung-i2s.0", NULL),
|
|
OF_DEV_AUXDATA("samsung,i2s-v5", 0x12D60000,
|
|
"samsung-i2s.1", NULL),
|
|
OF_DEV_AUXDATA("samsung,i2s-v5", 0x12D70000,
|
|
"samsung-i2s.2", NULL),
|
|
OF_DEV_AUXDATA("samsung,exynos-sysmmu", 0x11210000,
|
|
"exynos-sysmmu.0", "mfc"), /* MFC_L */
|
|
OF_DEV_AUXDATA("samsung,exynos-sysmmu", 0x11200000,
|
|
"exynos-sysmmu.1", "mfc"), /* MFC_R */
|
|
OF_DEV_AUXDATA("samsung,exynos-sysmmu", 0x14650000,
|
|
"exynos-sysmmu.2", NULL), /* TV */
|
|
OF_DEV_AUXDATA("samsung,exynos-sysmmu", 0x11F20000,
|
|
"exynos-sysmmu.3", "jpeg"), /* JPEG */
|
|
OF_DEV_AUXDATA("samsung,exynos-sysmmu", 0x11D40000,
|
|
"exynos-sysmmu.4", NULL), /* ROTATOR */
|
|
OF_DEV_AUXDATA("samsung,exynos-sysmmu", 0x13E80000,
|
|
"exynos-sysmmu.5", "gscl"), /* GSCL0 */
|
|
OF_DEV_AUXDATA("samsung,exynos-sysmmu", 0x13E90000,
|
|
"exynos-sysmmu.6", "gscl"), /* GSCL1 */
|
|
OF_DEV_AUXDATA("samsung,exynos-sysmmu", 0x13EA0000,
|
|
"exynos-sysmmu.7", "gscl"), /* GSCL2 */
|
|
OF_DEV_AUXDATA("samsung,exynos-sysmmu", 0x13EB0000,
|
|
"exynos-sysmmu.8", "gscl"), /* GSCL3 */
|
|
OF_DEV_AUXDATA("samsung,exynos-sysmmu", 0x13260000,
|
|
"exynos-sysmmu.9", NULL), /* FIMC-IS0 */
|
|
OF_DEV_AUXDATA("samsung,exynos-sysmmu", 0x132C0000,
|
|
"exynos-sysmmu.10", NULL), /* FIMC-IS1 */
|
|
OF_DEV_AUXDATA("samsung,exynos-sysmmu", 0x14640000,
|
|
"exynos-sysmmu.11", NULL), /* FIMD1 */
|
|
OF_DEV_AUXDATA("samsung,exynos-sysmmu", 0x13C40000,
|
|
"exynos-sysmmu.12", NULL), /* FIMC-LITE0 */
|
|
OF_DEV_AUXDATA("samsung,exynos-sysmmu", 0x13C50000,
|
|
"exynos-sysmmu.13", NULL), /* FIMC-LITE1 */
|
|
OF_DEV_AUXDATA("samsung,exynos-sysmmu", 0x10A60000,
|
|
"exynos-sysmmu.14", NULL), /* G2D */
|
|
{},
|
|
};
|
|
|
|
static const struct of_dev_auxdata exynos5440_auxdata_lookup[] __initconst = {
|
|
OF_DEV_AUXDATA("samsung,exynos4210-uart", EXYNOS5440_PA_UART0,
|
|
"exynos4210-uart.0", NULL),
|
|
{},
|
|
};
|
|
|
|
static void __init exynos5_dt_map_io(void)
|
|
{
|
|
unsigned long root = of_get_flat_dt_root();
|
|
|
|
exynos_init_io(NULL, 0);
|
|
|
|
if (of_flat_dt_is_compatible(root, "samsung,exynos5250"))
|
|
s3c24xx_init_clocks(24000000);
|
|
}
|
|
|
|
static void __init exynos5_dt_machine_init(void)
|
|
{
|
|
struct device_node *i2c_np;
|
|
const char *i2c_compat = "samsung,s3c2440-i2c";
|
|
unsigned int tmp;
|
|
|
|
/*
|
|
* Exynos5's legacy i2c controller and new high speed i2c
|
|
* controller have muxed interrupt sources. By default the
|
|
* interrupts for 4-channel HS-I2C controller are enabled.
|
|
* If node for first four channels of legacy i2c controller
|
|
* are available then re-configure the interrupts via the
|
|
* system register.
|
|
*/
|
|
for_each_compatible_node(i2c_np, NULL, i2c_compat) {
|
|
if (of_device_is_available(i2c_np)) {
|
|
if (of_alias_get_id(i2c_np, "i2c") < 4) {
|
|
tmp = readl(EXYNOS5_SYS_I2C_CFG);
|
|
writel(tmp & ~(0x1 << of_alias_get_id(i2c_np, "i2c")),
|
|
EXYNOS5_SYS_I2C_CFG);
|
|
}
|
|
}
|
|
}
|
|
|
|
if (of_machine_is_compatible("samsung,exynos5250"))
|
|
of_platform_populate(NULL, of_default_bus_match_table,
|
|
exynos5250_auxdata_lookup, NULL);
|
|
else if (of_machine_is_compatible("samsung,exynos5440"))
|
|
of_platform_populate(NULL, of_default_bus_match_table,
|
|
exynos5440_auxdata_lookup, NULL);
|
|
}
|
|
|
|
static char const *exynos5_dt_compat[] __initdata = {
|
|
"samsung,exynos5250",
|
|
"samsung,exynos5440",
|
|
NULL
|
|
};
|
|
|
|
static void __init exynos5_reserve(void)
|
|
{
|
|
#ifdef CONFIG_S5P_DEV_MFC
|
|
struct s5p_mfc_dt_meminfo mfc_mem;
|
|
|
|
/* Reserve memory for MFC only if it's available */
|
|
mfc_mem.compatible = "samsung,mfc-v6";
|
|
if (of_scan_flat_dt(s5p_fdt_find_mfc_mem, &mfc_mem))
|
|
s5p_mfc_reserve_mem(mfc_mem.roff, mfc_mem.rsize, mfc_mem.loff,
|
|
mfc_mem.lsize);
|
|
#endif
|
|
}
|
|
|
|
DT_MACHINE_START(EXYNOS5_DT, "SAMSUNG EXYNOS5 (Flattened Device Tree)")
|
|
/* Maintainer: Kukjin Kim <kgene.kim@samsung.com> */
|
|
.init_irq = exynos5_init_irq,
|
|
.smp = smp_ops(exynos_smp_ops),
|
|
.map_io = exynos5_dt_map_io,
|
|
.init_machine = exynos5_dt_machine_init,
|
|
.init_late = exynos_init_late,
|
|
.init_time = exynos4_timer_init,
|
|
.dt_compat = exynos5_dt_compat,
|
|
.restart = exynos5_restart,
|
|
.reserve = exynos5_reserve,
|
|
MACHINE_END
|