mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-26 08:15:03 +07:00
091876cc35
Add support for WIZ module present in TI's J721E SoC. WIZ is a SERDES wrapper used to configure some of the input signals to the SERDES. It is used with both Sierra(16G) and Torrent(10G) SERDES. This driver configures three clock selects (pll0, pll1, dig), two divider clocks and supports resets for each of the lanes. [jsarha@ti.com: Add support for Torrent(10G) SERDES wrapper] Signed-off-by: Jyri Sarha <jsarha@ti.com> Signed-off-by: Kishon Vijay Abraham I <kishon@ti.com>
12 lines
520 B
Makefile
12 lines
520 B
Makefile
# SPDX-License-Identifier: GPL-2.0
|
|
obj-$(CONFIG_PHY_DA8XX_USB) += phy-da8xx-usb.o
|
|
obj-$(CONFIG_PHY_DM816X_USB) += phy-dm816x-usb.o
|
|
obj-$(CONFIG_OMAP_CONTROL_PHY) += phy-omap-control.o
|
|
obj-$(CONFIG_OMAP_USB2) += phy-omap-usb2.o
|
|
obj-$(CONFIG_TI_PIPE3) += phy-ti-pipe3.o
|
|
obj-$(CONFIG_PHY_TUSB1210) += phy-tusb1210.o
|
|
obj-$(CONFIG_TWL4030_USB) += phy-twl4030-usb.o
|
|
obj-$(CONFIG_PHY_AM654_SERDES) += phy-am654-serdes.o
|
|
obj-$(CONFIG_PHY_TI_GMII_SEL) += phy-gmii-sel.o
|
|
obj-$(CONFIG_PHY_J721E_WIZ) += phy-j721e-wiz.o
|