mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-17 09:28:24 +07:00
d05c748bd7
This commit introduces the clocks found in the Allwinner A33 CCU. Since this SoC is very similar to the A23, and we share a significant share of the DTSI, the clock IDs that are going to be used will also be shared with the A23, hence the name of the various header files. Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com> Acked-by: Chen-Yu Tsai <wens@csie.org>
128 lines
3.9 KiB
C
128 lines
3.9 KiB
C
/*
|
|
* Copyright (C) 2016 Maxime Ripard <maxime.ripard@free-electrons.com>
|
|
*
|
|
* This file is dual-licensed: you can use it either under the terms
|
|
* of the GPL or the X11 license, at your option. Note that this dual
|
|
* licensing only applies to this file, and not this project as a
|
|
* whole.
|
|
*
|
|
* a) This file is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of the
|
|
* License, or (at your option) any later version.
|
|
*
|
|
* This file is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* Or, alternatively,
|
|
*
|
|
* b) Permission is hereby granted, free of charge, to any person
|
|
* obtaining a copy of this software and associated documentation
|
|
* files (the "Software"), to deal in the Software without
|
|
* restriction, including without limitation the rights to use,
|
|
* copy, modify, merge, publish, distribute, sublicense, and/or
|
|
* sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following
|
|
* conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be
|
|
* included in all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
|
|
* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
|
|
* OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
|
|
* NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
|
|
* HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
|
|
* WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
|
* OTHER DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
#ifndef _DT_BINDINGS_CLK_SUN8I_A23_A33_H_
|
|
#define _DT_BINDINGS_CLK_SUN8I_A23_A33_H_
|
|
|
|
#define CLK_CPUX 18
|
|
|
|
#define CLK_BUS_MIPI_DSI 23
|
|
#define CLK_BUS_SS 24
|
|
#define CLK_BUS_DMA 25
|
|
#define CLK_BUS_MMC0 26
|
|
#define CLK_BUS_MMC1 27
|
|
#define CLK_BUS_MMC2 28
|
|
#define CLK_BUS_NAND 29
|
|
#define CLK_BUS_DRAM 30
|
|
#define CLK_BUS_HSTIMER 31
|
|
#define CLK_BUS_SPI0 32
|
|
#define CLK_BUS_SPI1 33
|
|
#define CLK_BUS_OTG 34
|
|
#define CLK_BUS_EHCI 35
|
|
#define CLK_BUS_OHCI 36
|
|
#define CLK_BUS_VE 37
|
|
#define CLK_BUS_LCD 38
|
|
#define CLK_BUS_CSI 39
|
|
#define CLK_BUS_DE_BE 40
|
|
#define CLK_BUS_DE_FE 41
|
|
#define CLK_BUS_GPU 42
|
|
#define CLK_BUS_MSGBOX 43
|
|
#define CLK_BUS_SPINLOCK 44
|
|
#define CLK_BUS_DRC 45
|
|
#define CLK_BUS_SAT 46
|
|
#define CLK_BUS_CODEC 47
|
|
#define CLK_BUS_PIO 48
|
|
#define CLK_BUS_I2S0 49
|
|
#define CLK_BUS_I2S1 50
|
|
#define CLK_BUS_I2C0 51
|
|
#define CLK_BUS_I2C1 52
|
|
#define CLK_BUS_I2C2 53
|
|
#define CLK_BUS_UART0 54
|
|
#define CLK_BUS_UART1 55
|
|
#define CLK_BUS_UART2 56
|
|
#define CLK_BUS_UART3 57
|
|
#define CLK_BUS_UART4 58
|
|
#define CLK_NAND 59
|
|
#define CLK_MMC0 60
|
|
#define CLK_MMC0_SAMPLE 61
|
|
#define CLK_MMC0_OUTPUT 62
|
|
#define CLK_MMC1 63
|
|
#define CLK_MMC1_SAMPLE 64
|
|
#define CLK_MMC1_OUTPUT 65
|
|
#define CLK_MMC2 66
|
|
#define CLK_MMC2_SAMPLE 67
|
|
#define CLK_MMC2_OUTPUT 68
|
|
#define CLK_SS 69
|
|
#define CLK_SPI0 70
|
|
#define CLK_SPI1 71
|
|
#define CLK_I2S0 72
|
|
#define CLK_I2S1 73
|
|
#define CLK_USB_PHY0 74
|
|
#define CLK_USB_PHY1 75
|
|
#define CLK_USB_HSIC 76
|
|
#define CLK_USB_HSIC_12M 77
|
|
#define CLK_USB_OHCI 78
|
|
|
|
#define CLK_DRAM_VE 80
|
|
#define CLK_DRAM_CSI 81
|
|
#define CLK_DRAM_DRC 82
|
|
#define CLK_DRAM_DE_FE 83
|
|
#define CLK_DRAM_DE_BE 84
|
|
#define CLK_DE_BE 85
|
|
#define CLK_DE_FE 86
|
|
#define CLK_LCD_CH0 87
|
|
#define CLK_LCD_CH1 88
|
|
#define CLK_CSI_SCLK 89
|
|
#define CLK_CSI_MCLK 90
|
|
#define CLK_VE 91
|
|
#define CLK_AC_DIG 92
|
|
#define CLK_AC_DIG_4X 93
|
|
#define CLK_AVS 94
|
|
|
|
#define CLK_DSI_SCLK 96
|
|
#define CLK_DSI_DPHY 97
|
|
#define CLK_DRC 98
|
|
#define CLK_GPU 99
|
|
#define CLK_ATS 100
|
|
|
|
#endif /* _DT_BINDINGS_CLK_SUN8I_A23_A33_H_ */
|