mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-11-30 04:46:45 +07:00
01fe3aaa3a
In general Renesas hardware is not documented to the extent where the relationship between IP blocks on different SoCs can be assumed although they may appear to operate the same way. Furthermore the documentation typically does not specify a version for individual IP blocks. For these reasons a convention of using the SoC name in place of a version and providing SoC-specific compat strings has been adopted. Although not universally liked this convention is used in the bindings for a number of drivers for Renesas hardware. The purpose of this patch is to update the Renesas R-Car Compare Match Timer (CMT) driver to follow this convention. Signed-off-by: Simon Horman <horms+renesas@verge.net.au> Acked-by: Geert Uytterhoeven <geert+renesas@glider.be> Acked-by: Mark Rutland <mark.rutland@arm.com> Acked-by: Laurent Pinchart <laurent.pinchart@ideasonboard.com> --- * I plan to follow up with patches to use these new bindings in the dtsi files for the affected SoCs. v2 * Reorder compat entries so more-specific entries and their fallbacks are grouped with the fallback entry coming last. * Explicitly document fallback v3 * Avoid circular dependency in documentation of fallback behaviour of renesas,cmt-48-gen2 * Use consistent case for SoC names in compat string descriptions
80 lines
3.0 KiB
Plaintext
80 lines
3.0 KiB
Plaintext
* Renesas R-Car Compare Match Timer (CMT)
|
|
|
|
The CMT is a multi-channel 16/32/48-bit timer/counter with configurable clock
|
|
inputs and programmable compare match.
|
|
|
|
Channels share hardware resources but their counter and compare match value
|
|
are independent. A particular CMT instance can implement only a subset of the
|
|
channels supported by the CMT model. Channel indices represent the hardware
|
|
position of the channel in the CMT and don't match the channel numbers in the
|
|
datasheets.
|
|
|
|
Required Properties:
|
|
|
|
- compatible: must contain one or more of the following:
|
|
- "renesas,cmt-32-r8a7740" for the r8a7740 32-bit CMT
|
|
(CMT0)
|
|
- "renesas,cmt-32-sh7372" for the sh7372 32-bit CMT
|
|
(CMT0)
|
|
- "renesas,cmt-32-sh73a0" for the sh73a0 32-bit CMT
|
|
(CMT0)
|
|
- "renesas,cmt-32" for all 32-bit CMT without fast clock support
|
|
(CMT0 on sh7372, sh73a0 and r8a7740)
|
|
This is a fallback for the above renesas,cmt-32-* entries.
|
|
|
|
- "renesas,cmt-32-fast-r8a7740" for the r8a7740 32-bit CMT with fast
|
|
clock support (CMT[234])
|
|
- "renesas,cmt-32-fast-sh7372" for the sh7372 32-bit CMT with fast
|
|
clock support (CMT[234])
|
|
- "renesas,cmt-32-fast-sh73a0" for the sh73A0 32-bit CMT with fast
|
|
clock support (CMT[234])
|
|
- "renesas,cmt-32-fast" for all 32-bit CMT with fast clock support
|
|
(CMT[234] on sh7372, sh73a0 and r8a7740)
|
|
This is a fallback for the above renesas,cmt-32-fast-* entries.
|
|
|
|
- "renesas,cmt-48-sh7372" for the sh7372 48-bit CMT
|
|
(CMT1)
|
|
- "renesas,cmt-48-sh73a0" for the sh73A0 48-bit CMT
|
|
(CMT1)
|
|
- "renesas,cmt-48-r8a7740" for the r8a7740 48-bit CMT
|
|
(CMT1)
|
|
- "renesas,cmt-48" for all non-second generation 48-bit CMT
|
|
(CMT1 on sh7372, sh73a0 and r8a7740)
|
|
This is a fallback for the above renesas,cmt-48-* entries.
|
|
|
|
- "renesas,cmt-48-r8a73a4" for the r8a73a4 48-bit CMT
|
|
(CMT[01])
|
|
- "renesas,cmt-48-r8a7790" for the r8a7790 48-bit CMT
|
|
(CMT[01])
|
|
- "renesas,cmt-48-r8a7791" for the r8a7791 48-bit CMT
|
|
(CMT[01])
|
|
- "renesas,cmt-48-gen2" for all second generation 48-bit CMT
|
|
(CMT[01] on r8a73a4, r8a7790 and r8a7791)
|
|
This is a fallback for the renesas,cmt-48-r8a73a4,
|
|
renesas,cmt-48-r8a7790 and renesas,cmt-48-r8a7791 entries.
|
|
|
|
- reg: base address and length of the registers block for the timer module.
|
|
- interrupts: interrupt-specifier for the timer, one per channel.
|
|
- clocks: a list of phandle + clock-specifier pairs, one for each entry
|
|
in clock-names.
|
|
- clock-names: must contain "fck" for the functional clock.
|
|
|
|
- renesas,channels-mask: bitmask of the available channels.
|
|
|
|
|
|
Example: R8A7790 (R-Car H2) CMT0 node
|
|
|
|
CMT0 on R8A7790 implements hardware channels 5 and 6 only and names
|
|
them channels 0 and 1 in the documentation.
|
|
|
|
cmt0: timer@ffca0000 {
|
|
compatible = "renesas,cmt-48-r8a7790", "renesas,cmt-48-gen2";
|
|
reg = <0 0xffca0000 0 0x1004>;
|
|
interrupts = <0 142 IRQ_TYPE_LEVEL_HIGH>,
|
|
<0 142 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&mstp1_clks R8A7790_CLK_CMT0>;
|
|
clock-names = "fck";
|
|
|
|
renesas,channels-mask = <0x60>;
|
|
};
|