mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-25 20:45:39 +07:00
4b8f7a11c9
Instantiate the L2 cache from DT. Indicate in DT where the cache control register is so that it is possible to enable/disable write through on the CPU. Signed-off-by: Andrew Lunn <andrew@lunn.ch> Tested-by: Jason Gunthorpe <jgunthorpe@obsidianresearch.com> Signed-off-by: Jason Cooper <jason@lakedaemon.net>
17 lines
414 B
Plaintext
17 lines
414 B
Plaintext
* Marvell Feroceon Cache
|
|
|
|
Required properties:
|
|
- compatible : Should be either "marvell,feroceon-cache" or
|
|
"marvell,kirkwood-cache".
|
|
|
|
Optional properties:
|
|
- reg : Address of the L2 cache control register. Mandatory for
|
|
"marvell,kirkwood-cache", not used by "marvell,feroceon-cache"
|
|
|
|
|
|
Example:
|
|
l2: l2-cache@20128 {
|
|
compatible = "marvell,kirkwood-cache";
|
|
reg = <0x20128 0x4>;
|
|
};
|