mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-14 23:56:48 +07:00
0da13da767
Simplify and clean up the block size alignment code: 1. Set the block size according to the padding field type, as it cannot exceed the maximum value this field can hold. 2. Move the alignment code into a function instead of duplicating it in multiple places. 3. In the current implementation, the block_size member can be misleading because a zero value actually means that there's no need to align. Declare a block size alignment quirk instead. Signed-off-by: Ido Yariv <ido@wizery.com> Signed-off-by: Luciano Coelho <coelho@ti.com>
183 lines
5.3 KiB
C
183 lines
5.3 KiB
C
/*
|
|
* This file is part of wl1271
|
|
*
|
|
* Copyright (C) 2008-2010 Nokia Corporation
|
|
*
|
|
* Contact: Luciano Coelho <luciano.coelho@nokia.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License
|
|
* version 2 as published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope that it will be useful, but
|
|
* WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
* General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA
|
|
* 02110-1301 USA
|
|
*
|
|
*/
|
|
|
|
#include <linux/module.h>
|
|
#include <linux/platform_device.h>
|
|
#include <linux/crc7.h>
|
|
#include <linux/spi/spi.h>
|
|
|
|
#include "wl12xx.h"
|
|
#include "wl12xx_80211.h"
|
|
#include "io.h"
|
|
#include "tx.h"
|
|
|
|
#define OCP_CMD_LOOP 32
|
|
|
|
#define OCP_CMD_WRITE 0x1
|
|
#define OCP_CMD_READ 0x2
|
|
|
|
#define OCP_READY_MASK BIT(18)
|
|
#define OCP_STATUS_MASK (BIT(16) | BIT(17))
|
|
|
|
#define OCP_STATUS_NO_RESP 0x00000
|
|
#define OCP_STATUS_OK 0x10000
|
|
#define OCP_STATUS_REQ_FAILED 0x20000
|
|
#define OCP_STATUS_RESP_ERROR 0x30000
|
|
|
|
bool wl1271_set_block_size(struct wl1271 *wl)
|
|
{
|
|
if (wl->if_ops->set_block_size) {
|
|
wl->if_ops->set_block_size(wl, WL12XX_BUS_BLOCK_SIZE);
|
|
return true;
|
|
}
|
|
|
|
return false;
|
|
}
|
|
|
|
void wl1271_disable_interrupts(struct wl1271 *wl)
|
|
{
|
|
wl->if_ops->disable_irq(wl);
|
|
}
|
|
|
|
void wl1271_enable_interrupts(struct wl1271 *wl)
|
|
{
|
|
wl->if_ops->enable_irq(wl);
|
|
}
|
|
|
|
/* Set the SPI partitions to access the chip addresses
|
|
*
|
|
* To simplify driver code, a fixed (virtual) memory map is defined for
|
|
* register and memory addresses. Because in the chipset, in different stages
|
|
* of operation, those addresses will move around, an address translation
|
|
* mechanism is required.
|
|
*
|
|
* There are four partitions (three memory and one register partition),
|
|
* which are mapped to two different areas of the hardware memory.
|
|
*
|
|
* Virtual address
|
|
* space
|
|
*
|
|
* | |
|
|
* ...+----+--> mem.start
|
|
* Physical address ... | |
|
|
* space ... | | [PART_0]
|
|
* ... | |
|
|
* 00000000 <--+----+... ...+----+--> mem.start + mem.size
|
|
* | | ... | |
|
|
* |MEM | ... | |
|
|
* | | ... | |
|
|
* mem.size <--+----+... | | {unused area)
|
|
* | | ... | |
|
|
* |REG | ... | |
|
|
* mem.size | | ... | |
|
|
* + <--+----+... ...+----+--> reg.start
|
|
* reg.size | | ... | |
|
|
* |MEM2| ... | | [PART_1]
|
|
* | | ... | |
|
|
* ...+----+--> reg.start + reg.size
|
|
* | |
|
|
*
|
|
*/
|
|
int wl1271_set_partition(struct wl1271 *wl,
|
|
struct wl1271_partition_set *p)
|
|
{
|
|
/* copy partition info */
|
|
memcpy(&wl->part, p, sizeof(*p));
|
|
|
|
wl1271_debug(DEBUG_SPI, "mem_start %08X mem_size %08X",
|
|
p->mem.start, p->mem.size);
|
|
wl1271_debug(DEBUG_SPI, "reg_start %08X reg_size %08X",
|
|
p->reg.start, p->reg.size);
|
|
wl1271_debug(DEBUG_SPI, "mem2_start %08X mem2_size %08X",
|
|
p->mem2.start, p->mem2.size);
|
|
wl1271_debug(DEBUG_SPI, "mem3_start %08X mem3_size %08X",
|
|
p->mem3.start, p->mem3.size);
|
|
|
|
/* write partition info to the chipset */
|
|
wl1271_raw_write32(wl, HW_PART0_START_ADDR, p->mem.start);
|
|
wl1271_raw_write32(wl, HW_PART0_SIZE_ADDR, p->mem.size);
|
|
wl1271_raw_write32(wl, HW_PART1_START_ADDR, p->reg.start);
|
|
wl1271_raw_write32(wl, HW_PART1_SIZE_ADDR, p->reg.size);
|
|
wl1271_raw_write32(wl, HW_PART2_START_ADDR, p->mem2.start);
|
|
wl1271_raw_write32(wl, HW_PART2_SIZE_ADDR, p->mem2.size);
|
|
wl1271_raw_write32(wl, HW_PART3_START_ADDR, p->mem3.start);
|
|
|
|
return 0;
|
|
}
|
|
EXPORT_SYMBOL_GPL(wl1271_set_partition);
|
|
|
|
void wl1271_io_reset(struct wl1271 *wl)
|
|
{
|
|
wl->if_ops->reset(wl);
|
|
}
|
|
|
|
void wl1271_io_init(struct wl1271 *wl)
|
|
{
|
|
wl->if_ops->init(wl);
|
|
}
|
|
|
|
void wl1271_top_reg_write(struct wl1271 *wl, int addr, u16 val)
|
|
{
|
|
/* write address >> 1 + 0x30000 to OCP_POR_CTR */
|
|
addr = (addr >> 1) + 0x30000;
|
|
wl1271_write32(wl, OCP_POR_CTR, addr);
|
|
|
|
/* write value to OCP_POR_WDATA */
|
|
wl1271_write32(wl, OCP_DATA_WRITE, val);
|
|
|
|
/* write 1 to OCP_CMD */
|
|
wl1271_write32(wl, OCP_CMD, OCP_CMD_WRITE);
|
|
}
|
|
|
|
u16 wl1271_top_reg_read(struct wl1271 *wl, int addr)
|
|
{
|
|
u32 val;
|
|
int timeout = OCP_CMD_LOOP;
|
|
|
|
/* write address >> 1 + 0x30000 to OCP_POR_CTR */
|
|
addr = (addr >> 1) + 0x30000;
|
|
wl1271_write32(wl, OCP_POR_CTR, addr);
|
|
|
|
/* write 2 to OCP_CMD */
|
|
wl1271_write32(wl, OCP_CMD, OCP_CMD_READ);
|
|
|
|
/* poll for data ready */
|
|
do {
|
|
val = wl1271_read32(wl, OCP_DATA_READ);
|
|
} while (!(val & OCP_READY_MASK) && --timeout);
|
|
|
|
if (!timeout) {
|
|
wl1271_warning("Top register access timed out.");
|
|
return 0xffff;
|
|
}
|
|
|
|
/* check data status and return if OK */
|
|
if ((val & OCP_STATUS_MASK) == OCP_STATUS_OK)
|
|
return val & 0xffff;
|
|
else {
|
|
wl1271_warning("Top register access returned error.");
|
|
return 0xffff;
|
|
}
|
|
}
|
|
|