mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-26 19:05:23 +07:00
08344f3b43
This is a collection of a few late fixes and other misc. stuff that had dependencies on things being merged from other trees. The Renesas R-Car power domain handling, and the Nvidia Tegra USB support both hand notable changes that required changing the DT binding in a way that only provides compatibility with old DT blobs on new kernels but not vice versa. As a consequence, the DT changes are based on top of the driver changes and are now in this branch. For NXP i.MX and Samsung Exynos, the changes in here depend on other changes that got merged through the clk maintainer tree. -----BEGIN PGP SIGNATURE----- Version: GnuPG v1 iQIVAwUAV0Sse2CrR//JCVInAQJoOg//VQwAUxayKGfYVzhJjhHdYbVA9kWYczHb wizFbF51XPylQzfGgHxEZJgdO3y2Ks54J7xaCK7oSUPEBT0rHsLQunHhq0aVQpew 1c06vEysYMkRclG7C0zN7i4gwdig+L4r6kUguTvb+nyJS3RISg0LaSoANVU65dQ5 +g4DLRrX1QlZPBXR8Fc/S1gTFXU+dO1S0oJFnK9ZZTgmsGg4GA0qC60hdsv+WeSv uzS4FJoxSy9MzoAFqmnWIa4jBV9I1Rg5vi7dfoBbTW1XOAMpq+GVLLU+Lvso0Jqw xWjBSmPl6l/cZ7BhpzWq8knKOsEezh5LLrVRXViVCGfTIFdlObxyHzeKcJp25V1p mL98MBXobn9Rly9hJxyzpeNWITZ6qJYR+IQy3Lsuk5KrdZG2f4uTErtoqmYRI3Pn vuXoi13NUeoCrHZJZ+fNUGwx5a5/hgUQXP5u+98uucQSqIVxe0cGnQVnFm84X81r Sj/dXxFlFBZfqfE8rf1cFd+YEbKtpF13vEURAQWrnEzBmJSTu7Cp8qdA5hX5CeK4 DW9bsu5hkWwnzoC2Ox/ZQVms4aI3q8s2xuu28GEJJdCE2IUiSnag/5vhGBzd4dTm 9R69RhE9y4EOhw+0z1O0LfoKoo6YyUQa+OUNVIwEfFjcCdZiMQIdZWi2PLv4jeAR jBBbpcWtHLo= =I0Be -----END PGP SIGNATURE----- Merge tag 'armsoc-late' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/arm-soc Pull ARM SoC late DT updates from Arnd Bergmann: "This is a collection of a few late fixes and other misc stuff that had dependencies on things being merged from other trees. The Renesas R-Car power domain handling, and the Nvidia Tegra USB support both hand notable changes that required changing the DT binding in a way that only provides compatibility with old DT blobs on new kernels but not vice versa. As a consequence, the DT changes are based on top of the driver changes and are now in this branch. For NXP i.MX and Samsung Exynos, the changes in here depend on other changes that got merged through the clk maintainer tree" * tag 'armsoc-late' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/arm-soc: (35 commits) ARM: dts: exynos: Add support of Bus frequency using VDD_INT for exynos5422-odroidxu3 ARM: dts: exynos: Add bus nodes using VDD_INT for Exynos542x SoC ARM: dts: exynos: Add NoC Probe dt node for Exynos542x SoC ARM: dts: exynos: Add support of bus frequency for exynos4412-trats/odroidu3 ARM: dts: exynos: Expand the voltage range of buck1/3 regulator for exynos4412-odroidu3 ARM: dts: exynos: Add support of bus frequency using VDD_INT for exynos3250-rinato ARM: dts: exynos: Add exynos4412-ppmu-common dtsi to delete duplicate PPMU nodes ARM: dts: exynos: Add bus nodes using VDD_MIF for Exynos4210 ARM: dts: exynos: Add bus nodes using VDD_INT for Exynos4x12 ARM: dts: exynos: Add bus nodes using VDD_MIF for Exynos4x12 ARM: dts: exynos: Add bus nodes using VDD_INT for Exynos3250 ARM: dts: exynos: Add DMC bus frequency for exynos3250-rinato/monk ARM: dts: exynos: Add DMC bus node for Exynos3250 ARM: tegra: Enable XUSB on Nyan ARM: tegra: Enable XUSB on Jetson TK1 ARM: tegra: Enable XUSB on Venice2 ARM: tegra: Add Tegra124 XUSB controller ARM: tegra: Move Tegra124 to the new XUSB pad controller binding ARM: dts: r8a7794: Use SYSC "always-on" PM Domain ARM: dts: r8a7793: Use SYSC "always-on" PM Domain ...
534 lines
10 KiB
Plaintext
534 lines
10 KiB
Plaintext
/*
|
|
* Hardkernel Odroid XU3 board device tree source
|
|
*
|
|
* Copyright (c) 2014 Collabora Ltd.
|
|
* Copyright (c) 2013 Samsung Electronics Co., Ltd.
|
|
* http://www.samsung.com
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
#include <dt-bindings/clock/samsung,s2mps11.h>
|
|
#include <dt-bindings/interrupt-controller/irq.h>
|
|
#include <dt-bindings/gpio/gpio.h>
|
|
#include <dt-bindings/sound/samsung-i2s.h>
|
|
#include "exynos5800.dtsi"
|
|
#include "exynos5422-cpus.dtsi"
|
|
#include "exynos5422-cpu-thermal.dtsi"
|
|
|
|
/ {
|
|
memory {
|
|
reg = <0x40000000 0x7EA00000>;
|
|
};
|
|
|
|
chosen {
|
|
linux,stdout-path = &serial_2;
|
|
};
|
|
|
|
firmware@02073000 {
|
|
compatible = "samsung,secure-firmware";
|
|
reg = <0x02073000 0x1000>;
|
|
};
|
|
|
|
fixed-rate-clocks {
|
|
oscclk {
|
|
compatible = "samsung,exynos5420-oscclk";
|
|
clock-frequency = <24000000>;
|
|
};
|
|
};
|
|
|
|
emmc_pwrseq: pwrseq {
|
|
pinctrl-0 = <&emmc_nrst_pin>;
|
|
pinctrl-names = "default";
|
|
compatible = "mmc-pwrseq-emmc";
|
|
reset-gpios = <&gpd1 0 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
fan0: pwm-fan {
|
|
compatible = "pwm-fan";
|
|
pwms = <&pwm 0 20972 0>;
|
|
cooling-min-state = <0>;
|
|
cooling-max-state = <3>;
|
|
#cooling-cells = <2>;
|
|
cooling-levels = <0 130 170 230>;
|
|
};
|
|
};
|
|
|
|
&bus_wcore {
|
|
devfreq-events = <&nocp_mem0_0>, <&nocp_mem0_1>,
|
|
<&nocp_mem1_0>, <&nocp_mem1_1>;
|
|
vdd-supply = <&buck3_reg>;
|
|
exynos,saturation-ratio = <100>;
|
|
status = "okay";
|
|
};
|
|
|
|
&bus_noc {
|
|
devfreq = <&bus_wcore>;
|
|
status = "okay";
|
|
};
|
|
|
|
&bus_fsys_apb {
|
|
devfreq = <&bus_wcore>;
|
|
status = "okay";
|
|
};
|
|
|
|
&bus_fsys {
|
|
devfreq = <&bus_wcore>;
|
|
status = "okay";
|
|
};
|
|
|
|
&bus_fsys2 {
|
|
devfreq = <&bus_wcore>;
|
|
status = "okay";
|
|
};
|
|
|
|
&bus_mfc {
|
|
devfreq = <&bus_wcore>;
|
|
status = "okay";
|
|
};
|
|
|
|
&bus_gen {
|
|
devfreq = <&bus_wcore>;
|
|
status = "okay";
|
|
};
|
|
|
|
&bus_peri {
|
|
devfreq = <&bus_wcore>;
|
|
status = "okay";
|
|
};
|
|
|
|
&bus_g2d {
|
|
devfreq = <&bus_wcore>;
|
|
status = "okay";
|
|
};
|
|
|
|
&bus_g2d_acp {
|
|
devfreq = <&bus_wcore>;
|
|
status = "okay";
|
|
};
|
|
|
|
&bus_jpeg {
|
|
devfreq = <&bus_wcore>;
|
|
status = "okay";
|
|
};
|
|
|
|
&bus_jpeg_apb {
|
|
devfreq = <&bus_wcore>;
|
|
status = "okay";
|
|
};
|
|
|
|
&bus_disp1_fimd {
|
|
devfreq = <&bus_wcore>;
|
|
status = "okay";
|
|
};
|
|
|
|
&bus_disp1 {
|
|
devfreq = <&bus_wcore>;
|
|
status = "okay";
|
|
};
|
|
|
|
&bus_gscl_scaler {
|
|
devfreq = <&bus_wcore>;
|
|
status = "okay";
|
|
};
|
|
|
|
&bus_mscl {
|
|
devfreq = <&bus_wcore>;
|
|
status = "okay";
|
|
};
|
|
|
|
&clock_audss {
|
|
assigned-clocks = <&clock_audss EXYNOS_MOUT_AUDSS>,
|
|
<&clock_audss EXYNOS_MOUT_I2S>,
|
|
<&clock_audss EXYNOS_DOUT_AUD_BUS>;
|
|
assigned-clock-parents = <&clock CLK_FIN_PLL>,
|
|
<&clock_audss EXYNOS_MOUT_AUDSS>;
|
|
assigned-clock-rates = <0>,
|
|
<0>,
|
|
<19200000>;
|
|
};
|
|
|
|
&cpu0 {
|
|
cpu-supply = <&buck6_reg>;
|
|
};
|
|
|
|
&cpu4 {
|
|
cpu-supply = <&buck2_reg>;
|
|
};
|
|
|
|
&hdmi {
|
|
status = "okay";
|
|
hpd-gpio = <&gpx3 7 GPIO_ACTIVE_HIGH>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&hdmi_hpd_irq>;
|
|
|
|
vdd_osc-supply = <&ldo7_reg>;
|
|
vdd_pll-supply = <&ldo6_reg>;
|
|
vdd-supply = <&ldo6_reg>;
|
|
};
|
|
|
|
&hsi2c_4 {
|
|
status = "okay";
|
|
|
|
s2mps11_pmic@66 {
|
|
compatible = "samsung,s2mps11-pmic";
|
|
reg = <0x66>;
|
|
samsung,s2mps11-acokb-ground;
|
|
|
|
interrupt-parent = <&gpx0>;
|
|
interrupts = <4 IRQ_TYPE_EDGE_FALLING>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&s2mps11_irq>;
|
|
|
|
s2mps11_osc: clocks {
|
|
#clock-cells = <1>;
|
|
clock-output-names = "s2mps11_ap",
|
|
"s2mps11_cp", "s2mps11_bt";
|
|
};
|
|
|
|
regulators {
|
|
ldo1_reg: LDO1 {
|
|
regulator-name = "vdd_ldo1";
|
|
regulator-min-microvolt = <1000000>;
|
|
regulator-max-microvolt = <1000000>;
|
|
regulator-always-on;
|
|
};
|
|
|
|
ldo3_reg: LDO3 {
|
|
regulator-name = "vddq_mmc0";
|
|
regulator-min-microvolt = <1800000>;
|
|
regulator-max-microvolt = <1800000>;
|
|
};
|
|
|
|
ldo5_reg: LDO5 {
|
|
regulator-name = "vdd_ldo5";
|
|
regulator-min-microvolt = <1800000>;
|
|
regulator-max-microvolt = <1800000>;
|
|
regulator-always-on;
|
|
};
|
|
|
|
ldo6_reg: LDO6 {
|
|
regulator-name = "vdd_ldo6";
|
|
regulator-min-microvolt = <1000000>;
|
|
regulator-max-microvolt = <1000000>;
|
|
regulator-always-on;
|
|
};
|
|
|
|
ldo7_reg: LDO7 {
|
|
regulator-name = "vdd_ldo7";
|
|
regulator-min-microvolt = <1800000>;
|
|
regulator-max-microvolt = <1800000>;
|
|
regulator-always-on;
|
|
};
|
|
|
|
ldo8_reg: LDO8 {
|
|
regulator-name = "vdd_ldo8";
|
|
regulator-min-microvolt = <1800000>;
|
|
regulator-max-microvolt = <1800000>;
|
|
regulator-always-on;
|
|
};
|
|
|
|
ldo9_reg: LDO9 {
|
|
regulator-name = "vdd_ldo9";
|
|
regulator-min-microvolt = <3000000>;
|
|
regulator-max-microvolt = <3000000>;
|
|
regulator-always-on;
|
|
};
|
|
|
|
ldo10_reg: LDO10 {
|
|
regulator-name = "vdd_ldo10";
|
|
regulator-min-microvolt = <1800000>;
|
|
regulator-max-microvolt = <1800000>;
|
|
regulator-always-on;
|
|
};
|
|
|
|
ldo11_reg: LDO11 {
|
|
regulator-name = "vdd_ldo11";
|
|
regulator-min-microvolt = <1000000>;
|
|
regulator-max-microvolt = <1000000>;
|
|
regulator-always-on;
|
|
};
|
|
|
|
ldo12_reg: LDO12 {
|
|
regulator-name = "vdd_ldo12";
|
|
regulator-min-microvolt = <1800000>;
|
|
regulator-max-microvolt = <1800000>;
|
|
regulator-always-on;
|
|
};
|
|
|
|
ldo13_reg: LDO13 {
|
|
regulator-name = "vddq_mmc2";
|
|
regulator-min-microvolt = <2800000>;
|
|
regulator-max-microvolt = <2800000>;
|
|
};
|
|
|
|
ldo15_reg: LDO15 {
|
|
regulator-name = "vdd_ldo15";
|
|
regulator-min-microvolt = <3100000>;
|
|
regulator-max-microvolt = <3100000>;
|
|
regulator-always-on;
|
|
};
|
|
|
|
ldo16_reg: LDO16 {
|
|
regulator-name = "vdd_ldo16";
|
|
regulator-min-microvolt = <2200000>;
|
|
regulator-max-microvolt = <2200000>;
|
|
regulator-always-on;
|
|
};
|
|
|
|
ldo17_reg: LDO17 {
|
|
regulator-name = "tsp_avdd";
|
|
regulator-min-microvolt = <3300000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
regulator-always-on;
|
|
};
|
|
|
|
ldo18_reg: LDO18 {
|
|
regulator-name = "vdd_emmc_1V8";
|
|
regulator-min-microvolt = <1800000>;
|
|
regulator-max-microvolt = <1800000>;
|
|
};
|
|
|
|
ldo19_reg: LDO19 {
|
|
regulator-name = "vdd_sd";
|
|
regulator-min-microvolt = <2800000>;
|
|
regulator-max-microvolt = <2800000>;
|
|
};
|
|
|
|
ldo24_reg: LDO24 {
|
|
regulator-name = "tsp_io";
|
|
regulator-min-microvolt = <2800000>;
|
|
regulator-max-microvolt = <2800000>;
|
|
regulator-always-on;
|
|
};
|
|
|
|
ldo26_reg: LDO26 {
|
|
regulator-name = "vdd_ldo26";
|
|
regulator-min-microvolt = <3000000>;
|
|
regulator-max-microvolt = <3000000>;
|
|
regulator-always-on;
|
|
};
|
|
|
|
buck1_reg: BUCK1 {
|
|
regulator-name = "vdd_mif";
|
|
regulator-min-microvolt = <800000>;
|
|
regulator-max-microvolt = <1300000>;
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
};
|
|
|
|
buck2_reg: BUCK2 {
|
|
regulator-name = "vdd_arm";
|
|
regulator-min-microvolt = <800000>;
|
|
regulator-max-microvolt = <1500000>;
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
};
|
|
|
|
buck3_reg: BUCK3 {
|
|
regulator-name = "vdd_int";
|
|
regulator-min-microvolt = <800000>;
|
|
regulator-max-microvolt = <1400000>;
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
};
|
|
|
|
buck4_reg: BUCK4 {
|
|
regulator-name = "vdd_g3d";
|
|
regulator-min-microvolt = <800000>;
|
|
regulator-max-microvolt = <1400000>;
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
};
|
|
|
|
buck5_reg: BUCK5 {
|
|
regulator-name = "vdd_mem";
|
|
regulator-min-microvolt = <800000>;
|
|
regulator-max-microvolt = <1400000>;
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
};
|
|
|
|
buck6_reg: BUCK6 {
|
|
regulator-name = "vdd_kfc";
|
|
regulator-min-microvolt = <800000>;
|
|
regulator-max-microvolt = <1500000>;
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
};
|
|
|
|
buck7_reg: BUCK7 {
|
|
regulator-name = "vdd_1.0v_ldo";
|
|
regulator-min-microvolt = <800000>;
|
|
regulator-max-microvolt = <1500000>;
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
};
|
|
|
|
buck8_reg: BUCK8 {
|
|
regulator-name = "vdd_1.8v_ldo";
|
|
regulator-min-microvolt = <800000>;
|
|
regulator-max-microvolt = <1500000>;
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
};
|
|
|
|
buck9_reg: BUCK9 {
|
|
regulator-name = "vdd_2.8v_ldo";
|
|
regulator-min-microvolt = <3000000>;
|
|
regulator-max-microvolt = <3750000>;
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
};
|
|
|
|
buck10_reg: BUCK10 {
|
|
regulator-name = "vdd_vmem";
|
|
regulator-min-microvolt = <2850000>;
|
|
regulator-max-microvolt = <2850000>;
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
&i2c_2 {
|
|
samsung,i2c-sda-delay = <100>;
|
|
samsung,i2c-max-bus-freq = <66000>;
|
|
status = "okay";
|
|
|
|
hdmiddc@50 {
|
|
compatible = "samsung,exynos4210-hdmiddc";
|
|
reg = <0x50>;
|
|
};
|
|
};
|
|
|
|
&mfc {
|
|
samsung,mfc-r = <0x43000000 0x800000>;
|
|
samsung,mfc-l = <0x51000000 0x800000>;
|
|
};
|
|
|
|
&mmc_0 {
|
|
status = "okay";
|
|
mmc-pwrseq = <&emmc_pwrseq>;
|
|
cd-gpios = <&gpc0 2 GPIO_ACTIVE_LOW>;
|
|
card-detect-delay = <200>;
|
|
samsung,dw-mshc-ciu-div = <3>;
|
|
samsung,dw-mshc-sdr-timing = <0 4>;
|
|
samsung,dw-mshc-ddr-timing = <0 2>;
|
|
samsung,dw-mshc-hs400-timing = <0 2>;
|
|
samsung,read-strobe-delay = <90>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&sd0_clk &sd0_cmd &sd0_bus1 &sd0_bus4 &sd0_bus8 &sd0_cd &sd0_rclk>;
|
|
bus-width = <8>;
|
|
cap-mmc-highspeed;
|
|
mmc-hs200-1_8v;
|
|
mmc-hs400-1_8v;
|
|
vmmc-supply = <&ldo18_reg>;
|
|
vqmmc-supply = <&ldo3_reg>;
|
|
};
|
|
|
|
&mmc_2 {
|
|
status = "okay";
|
|
card-detect-delay = <200>;
|
|
samsung,dw-mshc-ciu-div = <3>;
|
|
samsung,dw-mshc-sdr-timing = <0 4>;
|
|
samsung,dw-mshc-ddr-timing = <0 2>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&sd2_clk &sd2_cmd &sd2_cd &sd2_bus1 &sd2_bus4>;
|
|
bus-width = <4>;
|
|
cap-sd-highspeed;
|
|
vmmc-supply = <&ldo19_reg>;
|
|
vqmmc-supply = <&ldo13_reg>;
|
|
};
|
|
|
|
&nocp_mem0_0 {
|
|
status = "okay";
|
|
};
|
|
|
|
&nocp_mem0_1 {
|
|
status = "okay";
|
|
};
|
|
|
|
&nocp_mem1_0 {
|
|
status = "okay";
|
|
};
|
|
|
|
&nocp_mem1_1 {
|
|
status = "okay";
|
|
};
|
|
|
|
&pinctrl_0 {
|
|
hdmi_hpd_irq: hdmi-hpd-irq {
|
|
samsung,pins = "gpx3-7";
|
|
samsung,pin-function = <0>;
|
|
samsung,pin-pud = <1>;
|
|
samsung,pin-drv = <0>;
|
|
};
|
|
|
|
s2mps11_irq: s2mps11-irq {
|
|
samsung,pins = "gpx0-4";
|
|
samsung,pin-function = <0xf>;
|
|
samsung,pin-pud = <0>;
|
|
samsung,pin-drv = <0>;
|
|
};
|
|
};
|
|
|
|
&pinctrl_1 {
|
|
emmc_nrst_pin: emmc-nrst {
|
|
samsung,pins = "gpd1-0";
|
|
samsung,pin-function = <0>;
|
|
samsung,pin-pud = <0>;
|
|
samsung,pin-drv = <0>;
|
|
};
|
|
};
|
|
|
|
&tmu_cpu0 {
|
|
vtmu-supply = <&ldo7_reg>;
|
|
status = "okay";
|
|
};
|
|
|
|
&tmu_cpu1 {
|
|
vtmu-supply = <&ldo7_reg>;
|
|
status = "okay";
|
|
};
|
|
|
|
&tmu_cpu2 {
|
|
vtmu-supply = <&ldo7_reg>;
|
|
status = "okay";
|
|
};
|
|
|
|
&tmu_cpu3 {
|
|
vtmu-supply = <&ldo7_reg>;
|
|
status = "okay";
|
|
};
|
|
|
|
&tmu_gpu {
|
|
vtmu-supply = <&ldo7_reg>;
|
|
status = "okay";
|
|
};
|
|
|
|
&rtc {
|
|
status = "okay";
|
|
clocks = <&clock CLK_RTC>, <&s2mps11_osc S2MPS11_CLK_AP>;
|
|
clock-names = "rtc", "rtc_src";
|
|
};
|
|
|
|
&usbdrd_dwc3_0 {
|
|
dr_mode = "host";
|
|
};
|
|
|
|
/* usbdrd_dwc3_1 mode customized in each board */
|
|
|
|
&usbdrd3_0 {
|
|
vdd33-supply = <&ldo9_reg>;
|
|
vdd10-supply = <&ldo11_reg>;
|
|
};
|
|
|
|
&usbdrd3_1 {
|
|
vdd33-supply = <&ldo9_reg>;
|
|
vdd10-supply = <&ldo11_reg>;
|
|
};
|